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Abstract	
The main objective of this thesis is realising a non-planar III-V Tunnel-FET for low 
power device applications. The differentiating aspect of this work is based around 
clustered inductively coupled plasma (ICP) etch and atomic layer deposition (ALD) tools.  
This approach was intended to mitigate native oxide formation on etched III-V surfaces 
prior to gate stack deposition by ALD.  The use of a cluster tool also offers the benefit of 
cleaning III-V surfaces “in-situ” using low damage plasma based approaches.  In addition, 
activity on scaling the equivalent oxide thickness of the gate stack and evaluating different 
heterostructures are explored in this work for the realisation of high performance Tunnel-
FET.  
Initially, gate stacks on both p- and n- (110)-oriented In0.53Ga0.47As were examined to 
understand the basic electrical properties of these interfaces, important for non-planar 
device architectures. An optimised process, based on ex-situ sulphur-based passivation 
before ALD of gate dielectrics, and forming gas annealing (FGA) after gate metal 
deposition, is demonstrated for the first time to show significant Fermi level movement 
through the bandgap. Quantitatively, interface state density (Dit) values in the range of 
0.87-1.8 × 1012 cm-2eV-1 around the midgap energy level were obtained. The lowest Dit 
value is estimated to be 3.1 × 1012 cm-2eV-1 close to the conduction band edge showing 
the combination of sulphur passivation and (FGA) is effective is passivating the trap 
states in the upper half of the bandgap on Al2O3/In0.53Ga0.47As (110) MOSCAPs. 
Furthermore, by analysis of CV hysteresis biasing at 1.1 V beyond the flatband voltage, 
the border trap density on n-type MOSCAPs was observed to reduce, after FGA from 1.8 
× 1012 cm-2 to 5.3 × 1011 cm-2. The result observed in p-type MOSCAPs is in contrast, 
with increasing border trap density from 7.3 × 1011 cm-2 to 1.4 × 1012 cm-2 under the 
similar bias condition, i.e. the FGA process is not as effective in passivating states close 
to the valence band. In addition, the analysis undertaken in this thesis determined the 
value of the conduction band offset at the Al2O3/In0.53Ga0.47As (110) to be is 1.81eV – the 
first report of this parameter. 
The non-planar devices of this work also require low damage etching processes for 
fin/wire formation. Therefore, the performance of in-situ deposited gate stacks to 
In0.53Ga0.47As (100)- and (110)-oriented substrates which had been subjected to a 
CH4/Cl2/H2 based ICP etch chemistry, which forms vertical InGaAs sidewall profiles, 
were assessed. Based on CV and IV, and X-ray Photo-Spectroscopy (XPS) spectral 
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analyses, the performance of gate stacks deposited on (110)-oriented In0.53Ga0.47As 
subjected to a ICP dry etch suffers more damage compared to gate stacks on (100)-
oriented In0.53Ga0.47As. To minimise the etching damage, cyclic TMA/plasma gas pre-
treatment prior to ALD is introduced on both (100)- and (110)-oriented surfaces. The 
interface trap density of gate stacks on (110)-oriented In0.53Ga0.47As with TMA/H2 gas 
pre-treatment improves from 6 × 1011 cm-2eV-1 to 2.8 × 1011 cm-2eV-1 close to the 
conduction band edge. 
Based on this in-situ gate stack process, a gate stack with reduced capacitor equivalent 
thickness (CET) on both (100) and (110) oriented surfaces are achieved by using a TiN 
layer deposited in-situ by ALD before ex-situ gate metal deposition.  The lowest CET 
was around 1.09 nm for a HfO2/TiN stack deposited on (100)-oriented In0.53Ga0.47As.  
This optimised gate stack was included in an InGaAs-based tunnel-FET process flow 
using p-n, p-i-n, and p-n-i-n heterostructures.  Comparing with p-n Tunnel-FETs, the p-
i-n structure provides better electrical characteristics for In0.53Ga0.47As with a 
subthreshold swing (SS) of 120 mV/dec at the condition of VDS = 0.05V. The peak 
transconductance peak of the p-i-n Tunnel-FET at the condition of VDS = 0.3V is around 
6 ߤܵ/ߤ݉. Next, an inserted n-pocket p-n-i-n Tunnel-FET was studied. In addition to 
providing comparable on current with the p-i-n Tunnel-FET of 1.1 A/m at the bias 
condition of VDS = 300mV, the subthreshold swing of the p-n-i-n devices improves by 
46% due to the lower leakage floor from the n-pocket layer incorporation. Most 
importantly, the non-planar configuration of the p-n-i-n Tunnel-FET improves both the 
SS and on-current to 152 mV/dec at the bias condition of VDS = 300mV and 1.3 A/m 
at the bias condition of VDS = 500mV and VGS = 900mV, respectively. Above these 
aspects and benchmark, all this data implies that a non-planar p-n-i-n InGaAs Tunnel-
FET is a promising candidate for future generations of low power applications. 
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I.	Introduction	
1.1	Background		
The first logic circuits to merge p-channel and n-channel metal-oxide-semiconductor 
transistors (MOSFETs) to form complementary metal oxide semiconductor (CMOS), 
were demonstrated in 1963 by C. T. Sah and Frank Wanlass of the Fairchild R & D 
Laboratory [1.1].  This circuit topology has the theoretical potential to have zero power 
dissipation in standby mode. This capability of CMOS technology for very low power 
dissipation integrated circuits (ICs) has driven the development of consumer electronics 
in the past five decades, as CMOS technology is widely used in microprocessor and 
memory applications. From a manufacturing perspective, based on the observation of 
Gordon E. Moore, Moore’s law [1.2] indicates the processing speed of CMOS-based 
integrated circuits (ICs), doubles and costs half in the period of roughly every two years, 
which serves the purpose of pursuing high speed ICs in semiconductor industry enabled 
by boosting both p and n-MOSFET performance as a results of the scaling rules [1.3] 
shown in Table. 1.1.  
 
Table. 1.1. Dennard’s scaling rules for device and circuit of a given size, where ݇ is the 
scaling parameter. [1.3].   
Parameters Scaling
Device dimensions ݔᇱ,݀ᇱ௢௫, ݀ᇱ௝ → ݔ ݇⁄
Voltages ܸᇱ →	ܸ ݇⁄
Substrate ܰᇱ௦௨௕ → ௦ܰ௨௕ · ݇
Current ܫᇱௗ ൌ ߤ௘௙௙ܹܮ
ߝ௢௫
ݐ௢௫ ݇⁄
௚ܸ െ ௧ܸ௛ ଶ
2݇ଶ → ܫௗ ݇⁄
Power ܲᇱ ൌ ܫᇱܸᇱ → ܲ ݇ଶ⁄
Energy-delayed product (EDP) ܲᇱ, ݐᇱ → ܲݐ ݇ଷ⁄
• ܦ݁ݒ݅ܿ݁	݀݅݉݁݊ݐ݅݋݊ݏ	ݔ: ݄݈ܿܽ݊݊݁	ݓ݅݀ݐ݄	 ܹ ݋ݎ	݈݁݊݃ݐ݄	ሺܮሻ,݀௢௫: ݋ݔ݅݀݁	ݐ݄݅ܿ݇݊݁ݏݏ, ௝݀ : ݆ݑ݊ܿݐ݅݋݊	݀݁݌ݐ݄
• ܸ݋݈ݐܽ݃݁ݏ	ܸ: ݏݑ݌݌݈ݕ	ݒ݋݈ݐܽ݃݁	 ஽ܸ஽ 	݋ݎ	ݐ݄݁ݎݏ݄݋݈݀	ݒ݋݈ݐܽ݃݁	ሺ ௧ܸ௛ሻ
• ܵݑܾݏݐݎܽݐ݁	ܰ௦௨௕:ݏݑܾݏݐݎܽݐ݁	݀݋݌݅݊݃	ܿ݋݊ܿ݁݊ݐݎܽݐ݅݋݊
• ܥݑݎݎ݁݊ݐ	ܫௗ:݀ݎ݅ݒ݁	ܿݑݎݎ݁݊ݐ	݅݊	ݏܽݐݑݎܽݐ݅݋݊, ௚ܸ:݃ܽݐ݁	ݒ݋݈ݐܽ݃݁
• ܲ݋ݓ݁ݎ	ܲ:݌݋ݓ݁ݎ	݀݅ݏݏ݅݌ܽݐ݅݋݊ ݌݁ݎ ݀݁ݒ݅ܿ݁, ݐ: ݃ܽݐ݁ ݈݀݁ܽݕ ሺݏݓ݅ݐ݄݅ܿ݅݊݃ ݏ݌݁݁݀ሻ
• ߤ௘௙௙:݂݂݁ܿݐ݅ݒ݁	݉݋ܾ݈݅݅ݐݕ, ߝ௢௫:݌݁ݎ݉݅ݐ݅ݒ݅ݐݕ ݋݂ ݈݀݅݁݁ܿݐݎ݅ܿ ݈ܽݕ݁ݎ, ݐ௢௫:ݐ݄݅ܿ݇݊݁ݏݏ	݋݂	݈݀݅݁݁ܿݐݎ݅ܿ ݈ܽݕ݁ݎ
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1.2	The	power	dissipation	issue	in	CMOS	switching	
devices	
Despite the benefit of the scaling rules, which provides enhancement of device 
performance, the issue of power consumption in Fig. 1.1 (a), which results from the 
increased power density of ICs, also occurs. As the diagram shows, the power 
consumption is divided by the static power and dynamic power consumption that is 
related to the switching energy of a logic operation. The total switching energy can be 
written as [1.4,1.5]: 
ܧ௧௢௧௔௟ ൌ ܧௗ௬௡௔௠௜௖ ൅ ܧ௟௘௔௞௔௚௘ ൌ ߙܮௗܥ ஽ܸ஽ଶ ൅ ܮௗܫைிி ஽ܸ஽߬ௗ௘௟௔௬ 
ൎ ܮௗܥ ஽ܸ஽ଶ ൬ߙ ൅ 10
షೇವವ
ೄ ൰,                                             (1.1) 
where ܮௗ is the logic node, C is the switching capacitor, ߬ௗ௘௟௔௬ is the delay time,  ݏ is the 
average subthreshold swing ሺܵܵሻ  and ߙ  is the switching activity factor. As a result, 
scaling supply voltage ሺ ஽ܸ஽ሻ  is very important for low power device application. 
However, the scaling of ஽ܸ஽  is not proportional to transistor density below the 90nm 
technology generation as shown in Fig. 1.1 (b) [1.6]. In addition, the unscaled thermal 
voltage, while reducing the ஽ܸ஽, result in an exponential increase in off-state current [1.5] 
that also results in higher static power dissipation [1.7]. 
 
Fig. 1.1. The trends of (a) static power density and dynamic power density with gate 
length scaling [1.8] and (b) the supply voltage with the technology node scaling [1.6]. 
 
(v
)
(nm)Technology Generation (μm)
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lta
ge
 (V
)
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1.3	The	key	challenges	of	alternatives	
To solve the issue of ஽ܸ஽ scaling and the realisation of low off-state current, minimising 
the ܵܵ is required. For a MOSFET, the ܵܵ can be written as [1.9]: 
ܵܵ ൌ ୼௏೒୼ ୪୭୥భబ ூವ ൌ
ௗఝ
ௗሺ୪୭୥భబ ூವሻ ൈ
ௗ௏೒
ௗఝ ൌ ݈݊10 ቀ
ௗఝ
ௗூವቁ ቀ
ௗ௏೒
ௗఝቁ ൌ 2.3
௞்
௤ ቀ1 ൅
஼೏
஼೚ೣቁ,   (1.2) 
where ߮ is the surface potential of the semiconductor. ܫ஽  which flows from source to 
drain is exponentially increasing with the surface potential at subthreshold region [1.10], 
refer to Equation (2.1). Therefore, the first derivative term of ቀௗఝௗூವቁ  obtained at 
subthreshold region is ݇ܶ ݍ⁄  (݇ is Boltzmann constant and ܶ is the absolute temperature) 
dominated by diffusion current transport as the subthreshold current is independent of the 
drain voltage [1.10]. In addition, the second term can be represented as 1 ൅ ܥௗ ܥ௢௫⁄  [1.10], 
refer to Equation (2.2). ܥௗ  and ܥ௢௫  is the channel depletion capacitor and gate oxide 
capacitor, respectively. Therefore, only by overcoming the first term (transport factor) or 
reducing the second term (body factor) below 1 [1.11] can improve the ܵܵ  below 
60mV/dec at the room temperature. 
1.4	Scope	of	proposed	solutions	
The previous sections indicate that reduction of power dissipation requires the operation 
of transistors at reduced supply voltage and the importance of overcoming the rising of 
transistor off-state leakage current by providing superior subthreshold swing. One 
possible solution to reducing subthreshold swing below 60mV/dec at room temperature 
is by utilizing alternate switching effects such as band-to-band tunneling (BTBT) which 
is the basis of the tunnel-field effect transistor (Tunnel-FET) [1.12]. As BTBT-based 
device operation does not depend on carrier injection ݋ݒ݁ݎ  a barrier, the room 
temperature SS limitation of 60mV/dec, which is fundamentally defined by Boltzmann 
statistics for device operation [1.13], can be overcome. This thesis explores the 
possibilities of III-V Tunnel-FETs as an alternative to traditional MOSFETs to realise 
power efficient transistors for low power CMOS applications. 
1.5	Thesis	outline	
This research explores the potential of power efficient n-channel transistors with 
Tunneling-based switching using III-V compound semiconductors for next generation 
CMOS technology. III-V materials are considered due to their low effective electron mass 
and flexible bandgap modulation. Following background theory explanations in Chapter 
II, a description of generic fabrication techniques in Chapter III, an overview of Tunnel-
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FET operation, in Chapter IV ,and a description of the experimental details and various 
characterisation methods is given in Chapter V. A description of experimental work starts 
in Chapter VI with the study of the characteristics of an atomic layer deposited high-k 
gate stack on (110) oriented In0.53Ga0.47As, an important semiconductor crystallographic 
orientation for non-planar devices. Next, Chapter VII includes the first reported 
evaluation of the properties of a high-k gate stack deposited in-situ on InGaAs surfaces 
of various orientations which have been subjected to a plasma etch process of the type to 
form a non-planar III-V transistor geometry. The incorporation of plasma H2 and N2 pre-
treatments after plasma etching and before in-situ dielectric deposition is also described 
in this chapter. In addition, this chapter describes routes to scaling the effective oxide 
thickness of gate stacks on InGaAs using approaches that do not introduce damage to the 
semiconductor. These process module developments are brought together in the 
demonstration in Chapter VIII of the first demonstration of planar p-n, p-i-n and p-n-i-n 
Tunnel-FETs with an in-situ gate stack. This chapter also describes the performance of 
the first demonstration of a non-planar p-n-i-n III-V Tunnel-FET. The thesis concludes 
with Chapter IX, which also describes possible future work. 
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II.	Background	Theory 
2.1	Introduction	
The Tunnel Field Effect Transistor (Tunnel-FET), based on the operation principle of 
band-to-band tunneling (BTBT), is being actively explored as a device for low power 
logic devices and digital applications by a number of teams worldwide. This chapter will 
briefly provide the overview of the basic principles and operational concepts that are 
required to understand and analyse Tunnel-FETs. First, device-related metrics for the 
evaluation of device performance will be introduced, followed by representations of the 
signature gate stack module, alongside details of some possible issues that should be 
addressed when realising Tunnel-FETs. Then, an explanation will be given for the 
importance of III-V materials in device enhancement, followed by a discussion of the 
characteristics of Esaki diode components. Finally, the chapter will conclude with a 
section on the theory describing contacts between metal and semiconductor. 
2.2	Band‐to‐Band	Tunneling	Field	Effect	Transistors	
The schematic diagram of traditional MOSFET is shown in Fig. 2.1 (a). The structure 
contains three terminals: source, drain and gate. The traditional n-channel or p-channel 
device is doped symmetrically in the source and drain region either side of the gate such 
as n+/p/n+ or p+/n/p+ [2.1]. The concept of an n-channel Tunnel-FETs shown in Fig. 2.1 
(b) which in contrast to a traditional MOSFET utilises a p-doped source instead to 
minimize the band-gap between the conduction band and valence band for the band-to-
band tunneling (BTBT) [2.2,2.3]. Compared with the traditional MOSFETs, Tunnel-
FETs can potentially provide sharper switching characteristics under the condition of 
lower VDD operation due to less restriction of thermionic emission from the source into 
the channel region, where the carrier injection relies on modulating the channel potential 
with respect to the gate voltage [2.4]. Quantitatively, the switching, based on the 
Boltzmann distribution, is estimated to be 60 mV/decade according to the theory [2.5]. 
The typical value in a state-of-the-art MOSFET is approximately in the range 
90mV/decade to 100mV/decade due to other problems such as the short channel effect 
[2.6,2.7]. The simplified sub-threshold current formula, in the traditional MOSFET 
results from the carriers of n-channel or p-channel under the VGS of gate terminal, can be 
expressed as below [2.4]:  
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ܫ஽ௌ 	≅ 	 ݁
ೇಸೄ
೘ೇ೅,                                                     (2.1) 
where ்ܸ  is the thermal voltage, defined as the  ݇ܶ ݍ⁄  (݇ is Boltzmann constant and ܶ is 
the absolute temperature). The m factor is the ideal subthreshold factor [2.4], which can 
be defined as ሺ1 ൅ ܥௗ ܥ௢௫⁄ ሻ. ܥௗ and ܥ௢௫ is the channel depletion capacitor and gate oxide 
capacitor, respectively. The 1/݉ term can be represented as the contribution of surface 
potential by applied gate voltage.  
  
 
Fig. 2.1. Schematic diagram of (a) n-channel MOSFET and (b) n-channel Tunnel-
FET cross-section. 
 
2.3.	Basic	operation	
In the previous section, the basic structure of Tunnel-FET was introduced. Next, the 
details of Tunnel-FET operation will be discussed in this section. In Fig. 2.2, the 
schematic diagram shows the principles of operation of a MOSFET and Tunnel-FET. The 
operation of a Tunnel-FET is similar to that of a MOSFET where the potential barrier for 
carrier injection from the source to the channel region is modulated with a gate bias. The 
mechanism of carrier injection for Tunnel-FET however is tunneling through the barrier 
via BTBT instead of the carriers being injecting over the potential barrier as in a MOSFET. 
In a traditional three-terminal field effect transistor such as MOSFET, the on current and 
off-current can be divided by the threshold voltage. Based on the relationship of gate bias, 
drain bias and threshold voltage current, the current can be divided in three regions: 
saturate, linear and sub-threshold regions, which together explain the operation 
mechanism of a traditional MOSFET [2.8]. For a Tunnel-FET, the division of 
subthreshold region however is not obvious. In terms of the device switching, the 
difference between MOSFET and Tunnel-FETs is associated with their carrier injection 
mechanisms. The steepness of MOSFET switching completely depends on the thermal 
distribution of mobile charge carriers in the source region but the sharper switching of 
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Tunnel-FET results from overcoming the limitation of kT/q [2.9]. On the other hand, the 
on current of MOSFET from source to drain region relies on lowering the potential barrier 
with respect to gate voltage and increasing the current proportional to gate bias, as given 
by Equation (2.1), which describes exponential growth. In contrast, the current of Tunnel-
FETs is decided by the probability of tunneling through the source-channel barrier 
according to the Wemtzel-Kramers-Brillouin (WKB) approximation [2.10]. 
 
Fig. 2.2. A typical MOSFET’s (black curve) and Tunnel-FET’s (blue curve) (a) transfer 
characteristics in log-current scale, which can be divided into off-state, sub-threshold 
region and saturation region and (b) output characteristics. The operation mechanism 
of MOSFET and Tunnel-FET in each region is introduced.  
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2.4.	Tunnel‐FET	characteristics	
2.4.1.	Subthreshold	swing	
One of the common metrics used to evaluate Tunnel-FET for low-power device 
application is the minimum value of sub-threshold swing (SS) defined 
as	ൣ∂ሺ݈݋݃ ܫௗ௦ሻ ∂ ௚ܸ௦⁄ ൧ିଵ for a standard MOSFET. Using the circuit model of capacitance-
voltage shown in Fig. 2.3, the formula can be expressed below as [2.4], 
ܵܵ	 ൌ 		 ൤பሺ௟௢௚ ூ೏ೞሻப௏೒ೞ ൨
ିଵ
		ൌ ப௏೒ೞபఝೞ
பఝೞ
பሾ௟௢௚ ூ೏ೞሿ 	ൌ 	 ቀ1 ൅
஼ೞ
஼೚ೣቁ
௞்
௤ ln 10,                  (2.2) 
where ܥ௦ is equal to ܥௗ in the sub-threshold region. Based on the first term of Equation 
(2.2), the surface potential, coupled to gate voltage, is obtained. The sub-threshold current, 
associated with the Boltzmann distribution of free carriers is fundamentally limited to 60 
mV/decade at room temperature (if ܥௗ ≪ ܥ௢௫), while in practice the ideal subthreshold 
factor of  ப௏೒ೞபఝೞ  is greater than one for MOSFET. In contrast, the sub-threshold exponential 
region associated the sub-threshold current does not occur in Tunnel-FETs due to the 
transport mechanism of tunneling. The SS can be determined by the derivative of Kane-
Sze formula and expressed as [2.11]: 
ܵܵ	 ൌ 		 ln 10		 ቂ ଵ௏௘௙௙
ௗ௏௘௙௙
ௗ௏௚௦ ൅
కା௕
కమ
ௗక
ௗ௏௚௦ቃ
ିଵ,                                 (2.3) 
where ܸ݂݂݁ is the effective bias of band bending on tunneling junction, ߦ is the internal 
electric field and the coefficient b is 4√݉∗ܧ௚ଷ/ଶ 3ݍ԰ൗ , which is associated with the 
material properties of tunneling junction that ݉∗ is the carrier effective mass,  ܧ௚ is the 
energy band gap and ԰ is Planck’s constant normalized by 2π. These two terms, which 
contribute to ܵܵ show that the value is not limited by ݇ܶ ݍ⁄ . Based on the Equation (2.3), 
there are two ways to enhance the performance of Tunnel-FETs. The first term relies on 
the gate-source voltage strengthening the gate electrostatic control on the device channel, 
which depends on the device geometry and gate stack. Therefore, an ultra-thin channel 
with low equivalent oxide thickness (EOT) gate stack is required. The second term aims 
to maximize the internal junction electric field, which is highly dependent on tunnel-
junction bias, and therefore material and band-gap engineering, which indicates that high 
mobility and low band-gap materials (e.g. III-V materials) should be considered. In 
addition, the leakage mechanism of Tunnel-FET is in the sub-threshold region which may 
affect the sub-threshold swing. This should be addressed through, for example, Trap-
Assisted-Tunneling (TAT) and the trap occupation in the semiconductor or oxide 
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interface [2.12,2.13]. These unwanted effects caused by defects increase the off-current 
floor for Tunnel-FET. On the other hand, I60, defined as the current for which the 
subthreshold swing equals to 60 mV/dec, has become a common figure of merit to 
evaluate device performance, as it indicates the transition of sub-60 mV/dec and super-
60 mV/dec behaviours with respect to the gate bias or drain current, [2.14]. The I60 for 
those devices that are compatible with MOSFETs should be an order of magnitude below 
the on-state current and requires the value to be importantly larger than the off-state 
current. Typical values of the off-state current for standby power and low power operating 
applications are 10-4 µA/µm and 10-2 µA/µm, respectively. Meanwhile, an on-state 
current higher than 100 µA/µm is expected [2.15].  
 
2.4.2.	On‐current	
For a typical MOSFET, the saturation region is approximately proportional to ሺ ஽ܸ஽ െ ௧ܸሻ 
but the saturation current of Tunnel-FET is strongly related to the electrical field. 
According to the drain current formula of Zener tunneling, the resulting transport 
characteristics on a heavily doped p-n tunnel junction can be expressed as [2.16], 
I ൌ ൫Aݍଷ ඥ2݉∗ ܧ௚⁄ 4ߨଶ԰ଶ⁄ ൯ ௘ܸ௙௙ߦ݁ିቀ
್
഍ቁ,                                  (2.4) 
where the first term inside the parentheses, which is similar to b in Equation (2.3), 
combine the material-dependent properties, and A is the cross-sectional area of Tunnel-
FET. The current is based on the tunneling probability and band-to-band generation rate, 
which originally results from the derivative of the WKB approximation [2.16].  
2.4.3.	Threshold	voltage	
Threshold voltage is defined as the turn-on point of conventional MOSFETs. As 
described by the model for MOSFET operation, which relies on the barrier height 
 
Fig. 2.3. Equivalent circuit model of a MOS capacitor on a n-type MOSFET.   
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modulated by the application of a gate voltage, the threshold voltage for a long-channel 
silicon based MOSFET is defined as “the gate voltage when the surface potential or band 
bending reaches 2ψB and silicon charge is equal to bulk depletion charge for that potential.” 
[2.4] However, there is no pure identification of threshold voltage definition for Tunnel-
FET due to the difficulties of distinguishing between the turn-on point contributing to 
gate threshold voltage vs. drain threshold voltage, which is unique to Tunnel-FET. The 
physical definition of gate threshold voltage is defined as “the voltage marking the 
transition between an exponential dependence, and a linear dependence of drain current 
on applied bias. This also marks the transition between the strong control and the weak 
control of the tunneling energy barrier at the tunnel junction by that voltage” [2.17]. The 
practical extraction for gate threshold voltage is done by using the transconductance 
charge (TC) method, where the gate threshold voltage for any non-linear devices is the 
gate voltage corresponding to the maximum of the transconductance derivative 
(݀݃௠ ݀ ௚ܸ௦⁄ ) [2.17, 2.18]. The transconductance of a device is defined as the derivative of 
the drain current with an applied gate bias under the fixed condition of drain bias, refer 
to Section 2.8. On the other hand, the drain threshold voltage, which has similar physical 
meaning as the gate threshold voltage, is introduced and shows up in the same way as the 
gate threshold voltage definition. This marks the transition point, which distinguishes the 
transition of the drain current from quasi-exponential to linear. Neither gate voltage nor 
drain voltage can drive important current flow through the device, because the complexity 
of narrowing the energy for the switch-on current requires control of both gate and drain 
voltages, especially the drain voltage. The value of the drain threshold voltage is 
estimated to be half that of the gate voltage threshold voltage under the extraction by the 
same technique. [2.17] 
2.4.4.	Off‐current	
Observed by Equation (2.1), the off state current for a MOSFET is not zero because of 
the effect of thermionic emission, which can still allow a few carriers to be emitted over 
the potential barrier. In contrast, the off state current for a Tunnel-FET is highly 
dependent on the leakage current of the reversed-biased tunneling diode, which can be 
potentially smaller than the off-current of MOSFET [2.19]. For a typical tunneling diode, 
the leakage current on the side of reverse bias is dominated by the mechanism of 
Shockley-Read-Hall (SRH) generation-recombination and TAT [2.20, 2.21].  
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2.5.	Metal‐Oxide‐Semiconductor	capacitors	
2.5.1.	Physics	
One of the key modules for MOSFETs and Tunnel-FETs, is the metal-oxide-
semiconductor (MOS) capacitor. It is used in both devices to control the channel potential 
by an applied gate bias to allow the electron emission (for MOSFET) or the electron 
tunnel through the barrier (for Tunnel-FET). Fig. 2.4 (a) shows the schematic diagram of 
a MOS capacitor cross-sectional view. The basic structure of MOS capacitor comprises 
a sandwich structure of metal, oxide film and semiconductor substrate. Fig. 2.4 (b) is the 
band diagram of an ideal p-type MOS capacitor using the concept of energy barriers at 
thermal equilibrium ( ௚ܸ ൌ 0 ). Therefore, the bias, called flat band voltage, is the 
difference of potential between the work function and the semiconductor surface potential 
when the surface electric field in the substrate and the net charge in the substrate are both 
zero. 
  
 
Fig. 2.4. (a) Schematic diagram of a metal-oxide-semiconductor (MOS) capacitor and 
(b) the energy band diagram of a MOS capacitor at thermal equilibrium ( ௚ܸ ൌ 0). 
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In addition, the surface band bending under different gate bias voltages in the band 
diagram shows each charge status. The transition of these statuses can be divided into the 
following regions: accumulation, depletion, weak inversion and strong inversion. 
Accumulation	
In the accumulation region, the carrier close to the interface between the oxide layer and 
semiconductor gives rise to a charge, mediated by band bending in the semiconductor, 
from the free carrier state to the state characterized by majority carriers. In, Fig. 2.5 (a), 
the majority carrier (hole for p-type semiconductor substrate; electron for n-type 
semiconductor substrate) is accumulated while the surface potential is smaller than the 
flat-band voltage for p-type materials and larger for n-type materials. The hole 
concentration at the interface of oxide and semiconductor can be represented by:  
݌௦ ൌ 	݊௜݁௤ሺటಳିటೞሻ ௞்⁄ ,                                                     (2.5) 
where the hole concentration is a function of absolute temperature,	݇ is the Boltzmann 
constant and  ݊௜ is the intrinsic concentration, which is defined as: 
݊௜ ൌ ඥ ஼ܰ ௏ܰ݁ሺா೎ିாೡሻ ଶ௞்⁄ ,                                                  (2.6) 
where ஼ܰ and ௏ܰ is the effective density of states in the conduction and valence band, 
respectively. 
Depletion		
The depletion region starts in the bias condition of the flat-band voltage described 
previously. The charge in the substrate gradually becomes negative and the hole 
concentration decreases importantly due to the removal of the hole close the interface 
between the oxide and the semiconductor when bias exceeds the flat-band voltage, 
resulting in downward band bending (߰஻ ൐ ߰௦ ൐ 0). Therefore, the depleted charge for 
a p-type semiconductor close to the surface can be represented as the negatively charged 
acceptor ions ( ஺ܰି). This carrier free region is also known as the depletion region where 
the concentration of acceptor doping can be written as:  
஺ܰ ൌ 	݊௜݁௤టಳ ௞்⁄ .                                                    (2.7) 
The depletion width can be obtained by solving the one-dimensional Poisson equation 
shown below: 
ܺௗ ൌ ටଶఢೞఢటೞ௤ேಲ ,                                                      (2.8) 
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where ܺௗ is the width of the depletion region and ߳௦ is the relative permittivity of the 
semiconductor. 
Weak	Inversion		
The energy bands continue bending down under the gate bias, making the surface band 
bending more positive. The surface becomes weakly inverted while energy ܧி meets at 
the energy of ܧ௜  at the interface of oxide and semiconductor (߰௦ ൌ ߰஻ ). Under this 
condition of the gate bias, the intrinsic concentration of semiconductor is equal to the hole 
and electron concentrations: 
݌௦ ൌ ݊௦ ൌ ݊௜.                                                      (2.9) 
Strong	Inversion		
The surface moves into strong inversion with the further increase of intrinsic level of 
semiconductor downward to the Fermi level. This results in the attraction of electrons at 
the interface of oxide and semiconductor (Fig. 2.5). The surface electron concentration 
can be expressed as: 
݊௦ ൌ 	݊௜݁ି௤ሺటಳିటೞሻ ௞்⁄ .                                               (2.10) 
The surface potential at strong inversion can be derived by combining Equations (2.7) 
and (2.10):  
߰௦,௦௧௥௢௡௚	௜௡௩௘௥௦௜௢௡ ൌ 	2߰஻ ൌ ଶ௞்௤ ln ቀ
ேಲ
௡೔ ቁ.                                (2.11) 
On the other hand, the depletion region reaches its maximum limit at the strong inversion 
region. This represents the fact that there is only generation of electron rather than the 
width extension with any further increase in positive gate bias. By substituting Equation 
(2.11) into (2.8), the maximum depletion width can be obtained as follows: 
ݔௗ,௠௔௫௜௠௨௠ ൌ ටସఢೞఢ௞்௟௡ሺேಲ ௡೔⁄ ሻ௤మேಲ .                                       (2.12) 
30 
Fig. 2.5. Energy band diagram and the charge states of a p-type MOS capacitor in (a) 
accumulation, (b) depletion and (c) inversion. 
2.5.2.	Capacitor‐Voltage	characteristics	
This section will discuss the characteristics of Capacitor-Voltage (C-V) characteristics at 
the condition of thermal equilibrium. The capacitor responds by a DC gate bias and small 
amplitude AC signals from hundreds of Hz to a few MHz. The Fermi level position at the 
interface is determined by the DC bias due to induced space charge and band bending. 
The oscillations around the energy level position depend on the AC signal frequencies. 
Considering the small-signal circuit for a MOS capacitor shown in Fig. 2.6, the total 
capacitance can be expressed as the combination of a fixed-voltage independent oxide 
capacitor and a voltage-dependent semiconductor capacitor ܥ௦ሺ߰௦ሻ as shown below: 
ଵ
஼ ൌ
ଵ
஼ೞሺటೞሻ ൅
ଵ
஼೚ೣ,                                                     (2.13) 
where the oxide capacitance can be represented as ߳௢௫߳଴ ݐ௢௫⁄ . The ݐ௢௫ means the physical 
thickness of oxide layer, ߳௢௫ is the relative permittivity of the selected materials and ߳଴ is 
the permittivity of free space. The frequency dependent C-V characteristics depends on 
the carrier response times. The majority and minority carrier response times can be 
represented, respectively [2.22]:  
߬௠௔௝௢௥௜௧௬ ൌ ఢೞఢబ௤ఓேಲ,                                                   (2.14) 
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߬௠௜௡௢௥௜௧௬ ൌ ଵ√ଶ
ேಲ
௡೔ ඥ߬௅௣߬௅௡ ൬ට1 െ
ట೅
టಳ൰,                               (2.15) 
where ߬௅௣ and ߬௅௡ are the bulk hole and electron lifetimes, respectively, ඥ߬௅௣߬௅௡ is the 
minority carrier lifetime and ்߰ is the potential that signifies the bulk trap level above 
the intrinsic level [2.22]. If the period of the AC signal is much longer than the majority 
or minority carrier response time, the carriers will follow the applied signal frequency. 
C‐V	characteristics	in	accumulation	
In the accumulation region, the dominant charge at the semiconductor-oxide interface is 
comprised of majority carriers. When the signal frequency is applied in the MHz range, 
the majority carriers can follow the AC signal. Due to the high concentration of 
accumulated sheet charge, the accumulation capacitance, which reaches a maximum 
value, can be estimated to be ܥ௢௫. 
C‐V	characteristics	in	depletion	
Based on the Equation 2.8 showing the enlarged depletion width with respect the gate 
bias, this gives voltage-dependent semiconductor capacitance in the depletion region. The 
depletion-layer capacitance can be given based on the parallel-plate analogy below: 
ܥௗ ൌ 	 ఢೞఢబ௫೏                                                            (2.16) 
ଵ
஼೏೐೛ ൌ 	
ଵ
஼೚ೣ ൅
௫೏
ఢೞఢబ.                                                    (2.17) 
The depletion capacitance is the oxide capacitance in series with the depletion layer 
capacitance.  
	
Fig. 2.6. Capacitor-Voltage characteristics of an ideal p-type MOS capacitor. 
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C‐V	characteristics	in	inversion	
The C-V characteristics in inversion are highly dependent on the frequency of AC signals, 
a phenomenon shown in Fig. 2.6, which depicts two cases with respect to the thermal 
generation-recombination rate of minority carrier response. First, we introduce the low-
frequency (LF) response in inversion. This case happens if the period of the AC signal is 
much shorter than the minimum minority carrier response time. Therefore, the sheet 
charge is rapidly accumulated and then saturated in the inversion layer. Similarly, to the 
case of accumulation, the value of total capacitance has a maximum value close to ܥ௢௫. 
On the other hand, the high-frequency (HF) response in inversion indicates that the 
minority carrier cannot continue following the signal while the period of AC signals 
remains shorter than the minimum minority carrier response time. The corresponding 
inversion capacitance saturates at the value of ܥ௠௜௡  determined by the maximum 
depletion width, as shown in Equation (2.12). Hence, ܥ௠௜௡ can be derived further below 
from Equation (2.17): 
ܥ௠௜௡ ൌ 	 ఢೞఢ೚ೣఢఢ೚ೣ௫೏,೘ೌೣାఢೞ௧೚ೣ .                                              (2.18) 
2.5.3.	Charge	traps	
In practice, the MOS capacitor system presents some non-ideal effects that result in the 
degradation of electrical characteristics. These effects mainly come from the charge 
defects at the interface of oxide and semiconductor or inside the oxide itself, as shown in 
Fig. 2.7. According to the location of defects, the defect can be categorized as interface 
defects or oxide defects  
 
 
Fig. 2.7. Schematic diagram of the charge defects associated with a MOS capacitor. 
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2.5.3.1.	Interface	traps	
Defects, such as interface traps, are depicted in Fig. 2.7. The interface traps, which can 
be also understood as localized states, distributed with energy at the interface between the 
dielectric layer and semiconductor can trap electrons or holes in these localized surface 
states, where the probability of occupation for these carriers is determined by the surface-
state energy corresponding to the Fermi-level. [2.4]. Carrier exchange at the certain 
energy level of a surface state happens by a thermally activated capture and emission 
process over a range of time scales. The associated trapping lifetime (τ௜௧) is shown below 
[2.23],    
߬௜௧ ൌ ௘
ሺಶ೘ೌೕషಶ೟ೝሻ ೖ೅⁄
ఙజ೟ே೘ೌೕ ,                                                     (2.19) 
where ܧ௧௥ is the interface trap energy position and ܧ௠௔௝  is the energy of the majority 
carrier band edge, ߪ is the capture cross-section of the trapping state, ߭௧ is the thermal 
velocity of majority carriers and ܰ௠௔௝ is the density of states in the majority carrier band. 
The interface traps can either be donors or acceptors. The donor-like traps are neutral in 
charge when all the traps below the Fermi level are occupied by electrons and positively 
charged when empty. In contrast, acceptor-like traps are negatively charged when 
occupied and neutral when empty. The nature of the traps’ distribution is dependent on 
the system’s specific oxide and semiconductor, and the case above presumes that the 
upper half band-gap is comprised of acceptor-like traps and the lower half band-gap is 
comprised of donor-like traps. In addition, the occupancy of traps varies with the change 
in gate bias.  How C-V characteristics are affected depends on the frequency of 
measurement, especially under the condition of low frequency, when the traps can 
respond to AC signals. Considering the simple equivalent circuit, the total capacitance at 
low frequency (߬௜௧ ൏ 	1 ߱⁄ ) can be written as: 
ଵ
஼ಽಷ ൌ
ଵ
஼೚ೣ ൅
ଵ
஼೏ା஼೔೟.                                                  (2.20) 
The equation above explains the most common stretch-out behaviour in the x-axis 
obtained from C-V characteristics. The reason lies in the charge exchange of those 
interface traps at the trap energy location (ܧ௧௥) that can follow the AC signal and even 
slowly follow DC gate bias, which requires further band bending than the ideal MOS 
capacitor under a given gate bias. In contrast, if the C-V measurement is operated under 
the condition of high frequency (߬௜௧ ൏ 	1 ߱⁄ ), the contribution of the total capacitor will 
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be importantly reduced. However, the traps are still responsive to the DC bias, which 
causes a similar behaviour of stretch-out shown in the LF curve in Fig. 2.10. 
 
 
Fig. 2.8. Schematic band diagram of distributed interface traps on a MOS capacitor. 
For donor-like interface traps, the occupancy of interface traps shows positive interface 
charge or neutral interface charge when the states are empty or filled, respectively. The 
acceptor interface charge is neutral when there are no filled states above the Fermi level 
but it becomes negative when band bending results in the filled states of acceptor-like 
interface traps. 
 
2.5.3.2.	Oxide	defects	
Oxide defects distributed in the dielectric layer are shown in Fig. 2.9. The defects can be 
divided into two types of traps: one is the fixed oxide charge, and the other is the oxide 
trapped charge. The fixed-oxide charge features less electrical communication with the 
underlying substrate because its high or low energy position makes it difficult to reach 
the Fermi level. Fixed-oxide charge can be positively or negatively charged, which 
depends on the charge characteristics being donor-like or acceptor-like and their energy 
position. As the C-V curves shifts in a parallel manner toward the direction of positive, 
the negatively charge is full of acceptor-like oxide traps. In contrast, a negative shift of 
the C-V curve means the fixed-oxide charge is full of the donor-like oxide traps. [2.24]  
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Fig. 2.9. Schematic band diagram of border traps and fixed oxide charges on a MOS 
capacitor. 
 
On the other hand, oxide trapped charges that are usually neutral can be grouped into 
border traps and bulk oxide traps. The border traps are in a slow state and are switching 
oxide traps located at the near-interfacial position. While their energy level is aligned 
with the conduction band, border traps can electrically communicate with the substrate 
through a temperature-independent tunneling process. This tunneling only depends on the 
distance of the defects from the interface and the frequency of AC excitation with the C-
V measurement [2.24]. The main issue with border traps is that they cause frequency 
dispersion in the measured capacitance in accumulation, as shown in Fig 2.10 (a). 
Because these traps are exponentially decreasing with their distance from the interface 
within these timescales, the participating traps exponentially decrease with measurement 
frequency [2.25,2.26]. Under different conditions of gate bias, the border traps also result 
in differences in the charge trapping or de-trapping time constant [2.23]. Bulk oxide traps, 
unlike border traps, do not electrically communicate with the semiconductor for all 
measurement frequencies due to their location being far enough from the interface. Based 
on the net charge of these traps, the only effect predicted would be a positive or negative 
shift of C-V characteristics along the voltage axis. The other oxide defect shown in Fig. 
2.9 is fixed oxide charges. These traps, which feature similar characteristics of as those 
of bulk oxide traps (i.e. positive or negative shift of C-V characteristics) are unable to be 
free in the dielectric layer, and the shift is determined by charge polarity. Also, fixed 
oxide charges do not communicate electrically with the underlying substrate either. 
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Fig. 2.10. The possible issue of a MOS capacitor from oxide defects: (a) frequency 
dispersion in accumulation and (b) hysteresis observed from forward and backward C-
V sweeps due to border traps. In addition, (c) negative or positive C-V shifting caused 
by border traps, bulk traps and fixed oxide charges.   
 
2.5.4.	High‐κ	
Over a decade ago, the enhancement of device performance in conventional MOSFETs 
was driven by scaling rules. One of the main scaling rules in the past was dielectric layer 
scaling. However, the SiO2/Si gate stack met the limitations of the gate leakage current 
while when scaling beyond the CMOS 45 nm technology node [2.27], High-κ dielectric 
layers, which provide higher permittivity dielectric constants then SiO2, were introduced 
to increase the capacitance-equivalent oxide thickness (CET) without thinning down the 
physical thickness of the gate dielectrics. Similar to the conventional MOSFET, Tunnel-
FET also requires a high electric field in the gate stack to increase the tunneling 
probability for drive current boosting [2.28]. Meanwhile, continued equivalent oxide 
thickness (EOT) increase can also reduce the sub-threshold swing of Tunnel-FET [2.29].  
2.5.5.	Finite	DOS	and	charge	quantisation	
One of the non-ideal effects for MOSCAPs is the density of capacitance or quantum 
capacitance, which originates from the finite density of states in the conduction or valence 
bands, contributing to the total capacitance in inversion or accumulation [2.30, 2.31]. 
Increased carrier concentration is required to overcome the issue of the finite density of 
states (DOS), causing a finite amount of change in the surface potential. The quantum 
capacitance can be written as [2.32]:    
ܥ஽ைௌ ൌ 	 ସగ௠
∗௤మ
௛మ ,                                                     (2.21) 
where h is Planck’s constant and m* is the effective carrier mass. Another effect for MOS 
capacitors causes a deviation from the ideal behaviour, such as charge quantisation at 
inversion, in which the peak charge density (centroid) is located away from the interface 
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between oxide and semiconductor by some distance. This effect contributes to the two-
dimensional quantisation of charge carriers in the inversion layer [2.31]. Therefore, the 
capacitance associated with the charge quantisation contributes to the total measured 
capacitance, and the maximum capacitance in accumulation can be used to obtain the 
capacitive equivalent thickness of SiO2. Also, the capacitance associated with the 
inversion layer thickness can be represented as: 
ܥ௖௘௡ ൌ 	 ఌೞఌబ௧೎೐೙.                                                       (2.22) 
Based on the capacitances mentioned above, the equivalent inversion capacitance can be 
written as a series combination of the oxide capacitance, centroid capacitance and 
quantum capacitance, given by: 
ଵ
஼೔೙ೡ ൌ
௧೚ೣ
ఌ೚ೣఌ ൅
௧೎೐೙
ఌೞఌ ൅
௛మ
ସగ௠∗௤మ.                                          (2.23) 
The effect of centroid and quantum capacitance is not prominent when the oxide 
capacitance is not scaled. However, it becomes more important when the value of oxide 
thickness approaches or is comparable to the value of the inversion layer thickness, 
especially in semiconductors with a smaller effective mass [2.31].   
 
2.6.	Channel	properties	
The potential of Tunnel-FET performance originates at the material level, from the 
channel band-to-band generation rate of effective mass and the energy band-gap.  
Compared with the Group IV materials shown in Fig. 2.11, III-V materials with low 
effective mass and energy band-gap seem to have the potential to obtain larger drive 
current for the applications of Tunnel-FET [2.28]. In addition, compound III-V materials 
feature adjustable energy gaps by changing the alloys composition, for example to 
achieve narrower band-gaps to increase the band-to-band tunneling generation rate. On 
the other hand, improving the other metric of off-current requires fewer defects in the 
channel and lower doping concentration in the drain region to minimize the ambipolar 
effect [2.33]. 
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Table. 2.1. The material properties of Group IV and III-V for Tunnel-FETs application 
[2.34]. 
	
2.6.1.	III‐V	materials	
III-V materials are compounds composed of one element belonging to Group III atoms 
such as Al, Ga or In and the other element from Group V atoms like As, P, N or Sb. Most 
of these alloys are structured with zinc blende lattice, which is shown in Fig. 2.11. For 
the visualization of the zinc blende lattice, the structure is formed by two face-centred 
cubic (fcc) structures [2.16]. Also, it can be formed by two atoms belonging to each group, 
which are located at each point of the lattice [2.35]. The lattice constant of the crystal is 
determined by the edge distance of the cubic unit cell.  
The covalent bond that results from the outer electrons of the atoms is the main force for 
the compound formation of III-V materials. Based on the Pauli principle, those electrons 
provided by Group III and Group IV atoms possess opposite spins. Due to thermal energy, 
some electrons have enough energy to escape from bond electrons. Then, these few 
escaped electrons result in the intrinsic carrier concentration [2.36]. Moreover, doping 
material with ionic atoms is a common technique to increase the carrier concentration 
(electrons or holes). The case of doping III-V compound semiconductors such as n-type 
dopant for InGaAs, for instance, involves using Si atom to replace In or Ga of Group III 
atom at the crystal lattice to obtain the additional electron, which can move in the crystal. 
The different doping concentration in the semiconductor decides the movement of the 
Fermi level, which represents the point at which there is a 50% probability of electron 
occupation at this energy level under a specific temperature (derived from the Fermi-
Dirac distribution function). For undoped materials, the Fermi level lies in the mid-gap 
of the whole band-gap. The Fermi level moves toward the conduction band edge once the 
materials are doped by n-type dopant.   
 
Si Ge GaAs InP in0.53Ga0.47As in0.7Ga0.3As InAs
Lattice constant (Å) 5.431 5.658 5.653 5.869 5.869 5.937 6.058
Electron Effective Mass (m*/m0) 0.19 0.082 0.067 0.077 0.041 0.034 0.023
Electron Affinity (eV) 4.05 4 4.07 4.38 4.5 4.65 4.9
Bandgap (eV) 1.12 0.66 1.42 1.35 0.74 0.58 0.35
Hole Mobility (cm2/V-s) 450 1900 400 150 300 400 460
Electron Mobility (cm2/V-s) 1500 3900 8500 46800 12000 20000 33000
39 
 
Fig. 2.11. Schematic diagram of zinc blende lattice. 
Furthermore, the energy level can be plotted as a function of the wave vector to 
understand the material characteristics such as its direct or indirect band-gap. The benefit 
of direct band-gap materials for band-to-band tunneling is that there is less of an effect 
on phonon scattering [2.37], such as InGaAs, shown in Fig. 2.12. As the diagram shows, 
the band-to-band tunneling of electrons occur in the Γ valley. In addition, information on 
the effective mass of the electrons, which is affected by the periodic potential of atoms in 
free space, can be obtained by the curvature of the conduction band valley. The formula 
of effective mass as introduced in Equation (2.3), under the assumption of conduction 
valleys with a parabolic shape can be represented as [2.16]: 
݉௘∗ ൌ ԰ଶ ቀௗ
మா
ௗ௞మቁ
ିଵ.                                                  (2.24) 
 
 
Fig. 2.12. Band structure of InGaAs; Eg = 0.74 (In0.53Ga0.47As) [2.38]; lower effective 
mass and higher effective mass are in the direction of Γ valley and L valley, respectively 
[2.16].  
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2.6.2.	Material	orientation	
The III-V materials introduced in Section 2.6.1 are being considered for the n-channel 
transistors of future generations of CMOS technology due to their high electron velocities; 
In addition, non-planar architectures, such as FINFETs or nanowires, is very important 
to increase gate electrostatic control. Realising these devices with high performance 
requires a high quality metal-oxide-semiconductor interface on a variety of surface 
orientations especially (110) orientation. The reason is that the channel of these 3D logic 
devices on the vertical sidewall is dominated by (110)-orientated surfaces. These (110) 
surfaces lack Group V dimers and intrinsic surface defects compared to (100) surfaces 
due to a lack of homodimers and the relaxed bonding structure, whereas the Group V and 
the Group III atoms are left with filled dangling bonds in a near-tetrahedral sp3 geometry 
and empty dangling bonds in a near-planar sp2 geometry [2.39].  
2.6.3.	Band‐to‐band	tunneling	mechanism	
As discussed in the previous Section 2.3, the operation of a Tunnel-FET utilises the 
quantum mechanical phenomenon of increasing gate bias to create the tunneling paths 
across the band-gap of a semiconductor for the realisation of electron band-to-band 
tunneling [2.40]. The related physical parameters include the BTBT current, derived from 
a closed form expression of the BTBT generation rate, and the tunneling probability, 
which is based on the Wentzel-Kramers-Brillouin (WKB) approximation [2.16]. 
2.6.3.1	BTBT	generation	rate	
Regarding the tunneling phenomena, the formula of the BTBT current from a closed form 
expression of BTBT generation rate, based on the assumptions below, can be given by 
[2.41]: 
ܩ஻்஻் ൌ 	 √ଶ௠
∗௤మ
ଶగయ԰మඥா೒ ߝ
ଶ݁
ି቎ഏ√೘∗ಶ೒
య
మ
మ√మ೜ഄ԰ ቏,                                        (2.25) 
where the formula indicates the BTBT current is a function of the energy band-gap and 
the effective mass. Also, those underlying assumptions for the derivative of formula are 
included below [2.41], 
(a) The closed form solution for band-to-band generation rate can be obtained based 
on the assumption that the semiconductor for band-to-band tunneling is a direct 
band-gap. Thus, the phonon scattering that would cause the momentum 
contribution can be neglected [2.42]. 
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(b) The electric field across the tunnel junction is constant. [2.16]. 
(c) The Fermi levels of highly doped materials perfectly align with the valence band 
(ܧ௏ ൌ ܨ௉) of p-doped semiconductor materials and the conduction band (ܧ஼ ൌ
ܨே) of n-doped semiconductors, respectively. Meanwhile, the valence band states 
should be fully occupied and the conduction band status entirely empty. Therefore, 
the Fermi distributions here are simplified [2.16]. 
(d) Symmetric 2-band relation is assumed for the model of the band-gap with regards 
to the imaginary wave vector dispersion relation [2.43]. Thus, the closed form, 
which shows the correct behaviour at the band edges, is allowed for the band-to-
band tunneling generation rate [2.41]. 
2.6.3.2	Tunneling	probability		
Based on the WKB approximation, the tunneling probability can be written as [2.16];  
ܶ ൌ ݁ିଶቂ׬ ௞ሺ௫ሻௗ௫ೣమೣభ ቃ,                                                 (2.26) 
where the classical tunneling path is from x1 to x2, as shown in Fig. 2.13, and ݇ሺݔሻ is the 
imaginary wave factor, based on the E-k relationship [2.16], which can be written as:   
݇ሺܧ௫ሻ ൌ ටଶ௠
∗
԰మ ሺܧ௫ െ ܷሻ,                                             (2.27) 
where ܧ௫ and	ܷ are respectively the energy of the incident carrier and the potential barrier 
height of the carriers shown in Fig. 2.13.  
 
Fig. 2.13. Schematic diagram of parabolic potential barrier with transverse energy 
components ܧ் [2.16]. 
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Furthermore, using the symmetric 2-band relation based on the assumption of uniform 
electric field within the tunnel junction and the boundary condition (ܷ ൌ ܧ௚ 2⁄ , ݔ ൌ 0), 
we can obtain the potential barrier height can be obtained [2.43]:  
ሺܧ௫ െ ܷሻ ൌ 	െ2 ൥ቀ
ಶ೒
మ ቁ
మ
ିሺ௤ఌ௫ሻమ
ா೒ ൩.                                       (2.28) 
Using the equation above and considering the momentum of incident electrons, including 
the transverse tunneling direction (ܧ்) [2.42], the tunneling probability can be expressed 
as:  
ܶሺܧ௫, ܧ்ሻ ൌ exp ቎െ2׬ ඨଶ௠
∗
԰మ ൥2
ቀಶ೒మ ቁ
మ
ିሺ௤ఌ௫ሻమ
ா೒ ൅ ܧ்൩
௫మᇲ
௫భᇲ ݀ݔ቏.               (2.29) 
Because the original path is limited by the integration of the formula with an extra 
damping factor in the wave function, the effective point barrier should be modified as the 
distance between x1‘and x2‘ obtained below [2.43]: 
2 ቀ
ಶ೒
మ ቁ
మ
ିሺ௤ఌ௫ሻమ
ா೒ ൅ ܧ் ൌ 0	 ∴ ݔଵ,ଶ ൌ േ
ଵ
௤ఌ ට൤ቀ
ா೒
ଶ ቁ
ଶ ൅ ቀா೒ா೅ଶ ቁ൨	.              (2.30) 
The following coordinate transformation can help evaluate the integral in Equation 2.29 
[2.43].  
ݕ ൌ ௤ఌ
ඨቈቀಶ೒మ ቁ
మ
ାቀಶ೒ಶ೅మ ቁ቉
ݔ.                                                   (2.31) 
Then, the tunneling probability based on the Equation 2.29 and 2.31 can be simplified as 
[2.43]: 
ܶሺܧ௫, ܧ்ሻ ൌ ݁ݔ݌ ൥െ2׬ ටଶ௠
∗
԰మ
ଵ
ିଵ ൥
ቀಶ೒మ ቁ
మ
ାቀಶ೒ಶ೅మ ቁ
௤ఌඥா೒ ඥሺ1 െ ݕଶሻ൩ ݀ݕ൩.           (2.32) 
To obtain the simplified equation of tunneling probability in Equation 2.32, the integral 
can be written as [2.41]: 
ܶሺܧ௫, ܧ்ሻ ൌ exp ൤െ గ√௠
∗ ඥா೒య
ଶ√ଶ௤ఌ԰ ൨ ݁ݔ݌ ൦െ
ா೅
√మ೜ഄ԰
ഏට೘∗ಶ೒
൪ ൌ ைܶ exp ቂെ ா೅ாೀቃ.         (2.33) 
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2.7	Esaki	diodes		
One signature phenomenon of Tunnel-FETs is that the electrical response exhibits 
negative resistance, which originates from the same current transport mechanism as that 
of the quantum Esaki tunneling diode (ETD) [2.44]. Similarly, the layer structure of two 
terminal ETDs consists of a sandwich structure consisting of heavily doped p-type layer, 
intrinsic layer and heavily doped n-type layer. The current-voltage characteristics 
correspond to ETD operation, are shown in Fig. 2.14. With zero applied bias in Fig. 2.14 
(a), there is only a small current flowing through the ETD. During this time, there is still 
no obvious injection current under a small forward bias due to the high potential barrier 
before the current reaches the peak in Fig. 2.14 (b), where the energy of electrons in the 
conduction band is equal to that of empty states of holes in the valence band. As the 
applied forward bias is increased continuously, the tunneling current starts decreasing due 
to the reduced number of tunneling electrons in the conduction band. The noticeable 
forward current occurs due to the start of electron-hole injection after the tunneling 
current drops to zero in Fig. 2.14 (c). Furthermore, the current-voltage of ETD becomes 
similar to that of a regular p-n diode.  
 
Fig. 2.14. Current-voltage characteristics of the Esaki tunneling diode (ETD) 
corresponding to the operation under conditions of (a) equilibrium, (b) peak tunneling 
current and (c) diffusion current.    
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2.8.	Metal‐semiconductor	contacts	
As discussed in the previous chapter about three terminal devices, DC performance may 
be limited by parasitic components such as parasitic series resistance related to the source 
and drain regions. Consider the effect of series resistance in a FET, the output 
characteristics based on the following equations can be separated into two situations, 
shown in Fig. 2.15, in which the drain-source and the gate-source drop access the intrinsic 
region and extrinsic region can be written as[2.45]; 
ࢂࢊ ൌ 	ࢂࡰ ൅	ࡵࢊሺࡾ࢙ ൅ ࡾࢊሻ,                                           (2.34) 
ࢂࢍ ൌ 	ࢂࡳ ൅	ࡵࢊࡾ࢙,                                                  (2.35) 
where ܸீ 	ܽ݊݀	 ௚ܸ is the gate voltage dropped in the intrinsic region and extrinsic region, 
respectively. Also, ஽ܸ	ܽ݊݀	 ௗܸ is the drain voltage dropped in the channel and in the actual 
terminals from source to drain.  
	
Fig. 2.15. Schematic diagram of equivalent circuit on a three-terminal device associated 
with source and drain series resistances.  
 
The degradation of device performance associated with the series resistance becomes 
more dominant as the device continues scaling to smaller dimensions. One of the 
important impacts is the reduction of drain current and another impact is the drop of the 
output conductance in both linear region and saturation region of output characteristics, 
which causes the degradation of intrinsic gain dominated by Rout [2.46]. Therefore, 
decreasing the series resistance is expected to enhance the on-current of a channel scaled 
MOSFET when Ron is not influenced by RDS [2.47]. On the other hand, the series 
resistance may have an impact on the measured transconductance. The extrinsic 
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transconductance (݃௠ ), defined as பூ೏ப௏೒ , can be expressed as a function of intrinsic 
transconductance (݃௠௜), defined as பூ೏ப௏ಸ and the series resistance [2.45]: 
݃௠ ൌ ௚೘೔ଵା௚೘೔ோೞ.                                                     (2.36) 
As the equation shown, the extrinsic conductance for the device may decrease 
significantly in the case of high series resistance. Meanwhile, the extrinsic 
transconductance becomes highly related to 1 ܴ௦⁄  while ݃௠௜ܴ௦ ≫ 1. For three-terminal 
devices such as Tunnel-FETs, it is a requirement that the system has comparable Ohmic 
contact in the p-type and n-type region.  
2.9.	Chapter	summary	
This chapter has presented the background theory including basic III-V material 
properties, the semiconductor physics of key modules such as gate stack and Esaki diode 
and the principle of device operation that leads to the implementation of high performance 
power efficient Tunnel-FET.  
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III.	Fabrication	Techniques 
3.1.	Introduction	
In this chapter, various techniques are introduced for Tunnel-FET device realisation and 
vertical nanowire Tunnel-FET fabrication; namely e-beam lithography for device 
patterning (especially important in the mask definition for the vertical nanowire); the 
etching process for pattern transfer via the patterned mask defined by e-beam lithography; 
atomic layer deposition (ALD) for dielectric layer deposition of MOSCAP; and the lift-
off and metallisation process for gate, source and drain metal contact. Most importantly, 
the use of a cluster tool will be described for in-situ gate stack formation after inductively 
coupled plasma etching for non-planar device realisation. This in-situ gate stack 
fabrication on etched InGaAs material and the integration of these developed modules for 
vertical nanowire Tunnel-FET will be described in detail in Chapter V. 
3.2.	Material	growth	
The substrate material plays one of the most important roles for device realisation. As 
mentioned in Chapter II, this work mainly focuses on III-V compound semiconductors, 
especially various compositions of the InxGa1-xAs alloy ( x ൌ 0.53~1 ) due to the 
feasibility of heterostructure formation. The band-gap of the InxGa1-xAs alloy decreases 
when increasing the percentage of Indium as shown in Figure 3.1. Therefore, using InAs 
as the channel of Tunnel-FET tends to enhance the tunneling current, as discussed in 
Section 2.6.  
  
Fig. 3.1. Plot of the energy gap vs. lattice constant for InGaAsP family [3.1]. 
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The lattice mismatch between In0.53Ga0.47As [3.2] and InAs [3.2] is approximately 0.19 Հ 
(~3.1%) whilst In0.53Ga0.47As and InP have similar lattice constants [3.3], therefore the 
InAs layer grown on InP will relax once the thickness of InAs thin film is above 5nm. In 
addition, the critical thickness of In0.7Ga0.3As on InP is around 10nm. Both of hese are 
shown in Fig 3.2.  
 
 
Fig. 3.2. Relationship of the calculated critical thickness vs. strain of an InGaAs layer 
grown on an InP substrate [3.4]. 
 
One of the most common epitaxy tools for III-V compound semiconductor growth is 
Molecular Beam Epitaxy (MBE) [3.5], which enables the growth of different doped or 
undoped semiconductor layers using high purity molecular beams under the condition of 
ultra-high vacuum (~10-8 Pa) in the process chamber. The growth technique of MBE can 
provide accurate doping levels and precise layer thickness and alloy composition of III-
V compounds. Therefore, all the epitaxy of materials in this work on the heterostructure 
of Tunnel-FET and all other modules, such as InGaAs MOSCAPs, are grown using the 
MBE technique. 
3.3.	Cluster	tool	
The cluster tool in the James Watt Nanofabrication Centre (JWNC), shown in Fig. 3.3, 
provides a unique device fabrication capability for specific key modules without any 
impact of air exposure, which may cause issues at the interface of materials, resulting in 
device degradation, especially in nanoscale III-V compound semiconductor devices. 
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Clustering inductively coupled plasma (ICP) etching and atomic layer deposition (ALD) 
techniques is the most important breakthrough in this work to accomplish the in-situ ALD 
dielectric layer deposition on a top-down vertical nanowire device etched by ICP RIE via 
transfer system, under vacuum, and mitigating the etch damage through in-situ plasma 
gas pre-treatment in this work, which will be described in Chapter V. 
 
 
Fig. 3.3. Cluster tool. 
 
3.3.1.	Atomic	Layer	Deposition	(ALD)	
Among all technologies developed over last 30 years, ALD has become one of the most 
important methods for thin film deposition due to its many advantages, such as precise 
thickness control, excellent step coverage, highly conformal deposition and high-quality 
films (pinhole-free) with negligible stress [3.6]. Furthermore, ALD growth at low 
temperature (<400oC) suits the requirement of III-V processing. The concept of ALD is 
a cyclic process based on a self-terminating reaction mechanism [3.7]. Each cycle 
comprises four sequential steps shown below [3.8],  
1. Pulse the first precursor gas into the chamber for surface chemisorption. 
2. Purge the chamber to remove the excess gases. 
3. Pulse the second precursor which reacts with the first precursor.  
4. Purge the chamber for the removal of excess gases. 
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Compared with other CVD processes, the ideal case of ALD growth will not be influenced 
by the precursor pulse length, pressure and temperature, but there are many critical issues 
in practical ALD, such as precursor choice and the optimal growth temperature. As a key 
element for ALD process, a good precursor should meet certain conditions: first, the 
precursor must contain the characteristics of high reactivity without self-reacting to the 
initial surface and subsequent layer with the existing precursor; second, the precursor 
must be thermally stable apart from a sufficient volatility above a certain temperature, 
with a consistent growth rate. The oxidants of the precursor reaction for the deposition of 
metal-oxide [3.9] and metal-nitride [3.10] are water/plasma, O2/ozone and NH3, 
respectively. Constant growth rate can only be obtained within the ALD temperature 
window shown in Fig. 3.4. The diagram of the relations between ALD deposition rate and 
temperature indicates that there might be an insufficient reaction rate at the surface, 
resulting in slower growth rate when the temperature is too low. Meanwhile, the higher 
growth rate at low temperature means that physiosorption of precursor occurs at the 
surface. The growth rate at elevated temperature will also become faster or slower due to 
precursor decomposition or desorption from the surface, respectively.  Most importantly 
the initial surface of the substrate must enable the precursor to chemically react to the 
surface; then, all the circumstances for ALD process that were mentioned above will 
happen. 
 
 
Fig 3.4. Schematic diagram of an ALD process window (blue line) in which the growth 
rate is situated [3.11]. 
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The stepwise ALD growth process of well-established HfO2 deposition on a substrate 
containing hydroxyl (OH) groups can be demonstrated using the precursors of 
tetrakis(ethylmethylamide)hafnium {TEMAH; Hf[N(CH3) (C2H5)]4 or Hf(NEtMe)4}and 
water (H2O), as shown in Fig. 3.5. First, the temperature on the substrate surface is 
stabilised via heat treatment, followed by an injection of heated gas-phase TEMAH 
molecules into the chamber for surface chemisorption; then, TEMAH reacts with the OH 
ligands on the substrate, which results in the formation of Hf-O bonds in the first half of 
the reaction described by [3.12]:  
ݔ	െܱܪ∗ ൅ ܪ݂ሺܰܧݐܯ݁ሻସ → െ ௫ܱ െ ܪ݂ሺܰܧݐܯ݁ሻሺସି௫ሻ∗ ൅ 	ݔ	ܪܰܧݐܯ݁ (x ൌ 2). 
where the symbols * and x are surface species and the number of hydroxyl groups reacting 
per  ܪ݂ሺܰܧݐܯ݁ሻସ, respectively. Prior to moving to the second half reaction, the excess 
gases containing with the unreacted precursor molecules and reaction by-products are 
evacuated by a purge process in the chamber. The second half-cycle initially starts at the 
injection of H2O precursor for the reaction of the ሺܰܧݐܯ݁ሻ-terminated surface, described 
by [3.12]: 
ܪ݂ሺܰܧݐܯ݁ሻଶ∗ ൅ 2ܪଶܱ → 	ܪ݂ െ ܱܪଶ∗ ൅ 2ܪܯܧݐܯ݁, 
Similar to the first half-cycle, a purge is also carried out to remove all the excess gases in 
the chamber, and the top surface is left with OH-terminated bonds [3.12]. Overall, this is 
one cycle of ALD growth with one monolayer created by HfO2 deposition. The desired 
film thickness during deposition can be decided by tuning the number of repeated cycles.  
 
  
Fig. 3.5. The schematic diagram of an ALD growth cycle of HfO2 deposition via the 
sequential reactions of precursor TEMAH and H2O on an OH-terminated substrate 
surface.   
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3.3.2.	ICP	dry	etch	
Dry etching refers to the material removed by using a plasma chemistry. It is commonly 
applied for desired pattern transfer with an etching mask required for the fabrication of 
nanowires with high aspect ratio features and precise etching depth. The realisation of 
anisotropic etching profile is done using the methods of chemical etching, chemical 
passivation and physical bombardment in one of the common dry etching techniques, 
reactive ion etching (RIE), as shown in Fig. 3.6. By applying the RF power between two 
electroplates, the plasma is generated (composed of mixed chemical species of electrons, 
ions and neutral radicals) and the functionality of RF sources enables isolation of the 
energetic radicals from heavy ions and accelerates the ions toward to the sample surface. 
The etching properties—such as the etching rate, smoothness of sidewalls or the 
formation of isotropic, diagonal or vertical of sidewalls—are influenced by many 
parameters including the ratio of multiple gases, the selection of gas composition, the 
chamber pressure and power levels for plasma gas generation. The processing 
temperature and the etching depth can be obtained through laser interferometric 
techniques by observing the intensity oscillations that result from the superposition of 
beams with separated phases [3.13]. 
 
 
Fig. 3.6. Schematic diagram of a reactive ion etching (RIE) tool. 
 
According to the etching mechanism, the anisotropic profile with lower selectivity is 
formed by physical sputtering, that is, using high acceleration voltages to gain more 
energetic ions. In addition, the chemical reactions with low ion energies would only result 
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in an isotropic sidewall profile with higher selectivity. Therefore, the anisotropic profile 
with higher selectivity can be achieved by combining both mechanisms of dry etching. 
However, the sputtering mechanism, with its violent reactions between energetic ions and 
surface, may cause dislocations in the lattice that can propagate deeper in the substrate. 
Therefore, the area covered by the resist mask, which would vanish more quickly prior to 
the end of the process due to the sputtering of the sample surface, should be further 
protected by increasing the thickness of resist mask. In addition, the damage of undesired 
etching into the area uncovered by the resist should be minimised.  
3.4	Electron	beam	lithography	
For feature sizes smaller than 20 nm, optical lithography through masks seems 
challenging when the requirements of throughput and resolution must be met at the same 
time [3.14]. From a research perspective, choosing a suitable processing technology that 
contains high resolution and accurate alignment is required in this work. The direct 
writing approach, such as electron beam lithography (EBL), utilises software mask to 
generate patterns efficiently via a computer system that reads the layout files. Compared 
with photolithography, the advantage of this technology is that it can avoid some issues 
such as the latitude of changing the resulting patterns, the inconvenience of modifying 
patterns/processes and the defects that cause degradation of the patterns.  
The process of e-beam lithography involves spinning e-beam resists, exposing the e-beam 
resists for the desired pattern without masks and then developing the written patterns. 
There are a few factors that determine the resolution, accuracy and reliability of pattern 
definition in EBL. First, the resolution is influenced by the spot size of the e-beam, which 
is strongly related to the backscattering of the electron-resist and electron-substrate 
interaction during exposure. In addition, some parameters have profound effects on the 
resolution of pattern definition, such as the substrate material, e-beam resists and the 
specific developers used, and these should be also considered. Moreover, the achievable 
resolution of optical lithography, which is referred to as the minimum feature size, is 
limited by the diffraction of light, as shown in Fig, 3.7, but an e-beam lithography process 
during operation is not limited by the light diffraction due to the smaller de Broglie 
wavelength of an electron beam (about 4-12 pm at accelerating voltages of 10-100 kV). 
On the other hand, the accuracy of aligning a desired pattern to the other existing defined 
one relies on the e-beam alignment technique, which will be briefly introduced in the 
following sections.  
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Fig. 3.7. The evolution of lithography tool resolution with the scaled wavelength of 
the light source [3.15]. 
 
3.4.1.	Apparatus	and	operation	of	e‐beam	lithography	tool	
In this work, a Vistec VB6 Ultra High Resolution Extra Wide Field (UHR EWF) e-beam 
lithography tool placed in a Class 10 cleanroom of James Watt Nanofabrication Centre at 
University of Glasgow is utilized. The schematic diagram shown in Figure 3.8, the tool 
is composed of the electron-optical column (EOC), detector electronics, support system 
and pattern generator. The EOC, which is the core part of VB6 tool, provides the function 
of a direct electron beam generation and the control of beam intensity, focus and 
deflection to obtain a desired spot size on the substrate at the bottom-tier. The suppressor 
electrode first limits the electrons emitted by the cathode tip, followed by a high electric 
field between the cathode to increase the level of electron energy, which typically is 50 
kV or 100 kV. The extractor excites these electrons and a last electrode focuses the beam 
below the anode before the accelerated electrons are emitted from the gun. In the middle 
of the electron-optical column, there are two deflection coils performing the function of 
tilting and shifting, which help align the electron beam with the optical axis of the system. 
In addition, the electrostatic lens C1 and the magnetic lens C2 control the stability of the 
focus point and the current density before the beam exits the lens C2. On the other hand, 
the blanking cell functionalises by switching the on/off state of the beam by diverging the 
beam from the optical axis to avoid the angular deflection interrupted by an aperture. The 
other blanker, known as the conjugate beam blanker, can ensure that the increase of 
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blanker voltage to the point of the beam swathing off is independent of the beam position 
so that beam movement would not cause any issue of unintended exposure on the 
substrate. The dose that is exposed on the resist is determined by the current density and 
the duration of exposure time and is corrected by the adjustment of the blanking cell. The 
final stage before the beam is assigned to the resist on the substrate is using the magnetic 
lens C3 to focus the beam. Higher resolutions of exposure require increasing the usable 
beam current but also require a longer dwell time, thereby decreasing throughput. 
 
Fig. 3.8. Schematic diagram of the Vistec VB6 UHR EWF e-beam lithography system 
[3.16]. 
 
The steps of the EBL technique for pattern exposure involves the formation of the beam, 
setting the size and current of the beam and locating the beam at the intended position on 
the substrate. Then the main field is provided by the main field deflection coils, which 
perform further angular deflections, resulting in increased aberrations and a restricted 
maximum distance of beam deflections. Therefore, the main fields are divided by the 
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fracturing software with 64 x 64 subfields. Also, the large angles of deflection limit the 
speed of beam writing. Subfield deflections within a main field provided by subfield 
deflection coils can have faster writing due to smaller angular deflections. Exposure 
sequence is realised by moving the beam to the centre of each subfield, followed by 
subfield deflection, which scans the beam over each pixel within the total area of the 
subfield and then repeats the writing process on all subfields within each main field.  
Higher resolution corresponds to decreased size of the main field and the related subfields. 
Also, the distance between two areas in a desired pattern, known as the product of variable 
resolution unit (VRU) and the resolution, shown in Fig. 3.9, is kept as small as possible 
to ensure continued exposure in the desired area. 
 
 
Fig. 3.9. The stepping of the beam spot, which is equal to the product of the VRU and 
the resolution for pattern writing.  
 
3.4.2.	Scattering	
One of the most important factors that limit the resolution of feature size is the scattering 
phenomena when the beam impinges on and penetrates into the resist-coated substrate. 
This results in both elastic and inelastic scattering from electron-nucleus interaction and 
electron-electron interactions, respectively. The secondary electrons that are generated 
from the excitation and ionisation of atoms arise due to inelastic scattering. Although low 
energy secondary electrons (a few tens of eV) are only concerned with the several nm 
range of lateral straggle from the excitation and ionisation of atoms, the much higher one 
(a few keV) may increase in large numbers. Therefore, the secondary electron 
contribution is important because the obtained energy distribution (exposure) in the resist 
is determined by the inelastic scattering [3.17]. In addition, the inelastic scattering, which 
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comes along with the small-angle deflection, is known as the forward scattering, which 
produces a beam of incident electrons that gets broader laterally with a Gaussian 
distribution [3.18]. On the other hand, the secondary scattering occurs when the primary 
electron reaches the interface of resist and substrate. This effect results in some electrons 
penetrating over the interface in various depths and the other electrons elastically 
scattering back with large angle, known as the back scattering. Thus, this will lead to 
undesired resist exposure when the scattered electron travels back away from the original 
point of e-beam incidence [3.19]. The trend of the forward scattering distribution, which 
tends to be narrower, is opposite to that of back scattering, in which the distribution 
becomes wider. Thus, the overall energy distribution profile, known as the point spread 
function (PSF), is comprised of both scattering mechanisms, as shown in Fig. 3.10.  
 
 
Fig. 3.10. Schematic diagram of the total Gaussian energy distribution, known as the 
point spread function (PSF), compared to contributions from both forward scattering 
and back scattering.  
 
In general, the effect of PSF on the resist profile, which results from the contribution of 
both scattering, is highly dependent on conditions such as the substrate materials, the 
thickness of resists and the incident energy of the electron beam [3.20]. The exposure 
profile resulting from the penetration of electron beams with high acceleration voltage 
gives a wider range to the backscattered area. The thinner resist layer can reduce 
scattering effects on the beam size and decrease the chance of losing energy during the 
process of electron incidence. Compared with silicon, a material with higher atomic 
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number such as GaAs results in increased scattering probability and intensity but 
decreased range of back scattering [3.20, 3.17].  
3.4.3.	The	proximity	effect	
This section introduces an additional effect that induces pattern distortion after back 
scattering, known as the proximity effect. The effect is comprised of intra-proximity and 
inter-proximity effects, as shown in Fig.3.11 (a), which separately cause the non-uniform 
exposure at the edge of a single pattern and the gaps between patterns due to accumulation 
from each spot contributing a Gaussian distribution from the centre to the edge of a pattern 
element in Fig. 3.11(b), respectively. This leads to higher electron dose at the centre but 
reduced dose around the edge [3.21,3.22].  As a result, a large geometry or a high density 
of patterns gives rise to overexposure, in contrast to smaller or isolated patterns. Therefore, 
considering how to minimize both effects for well-defined and distributed features is 
important for the fabrication of high resolution and density patterns.  
 
 
(a) 
 
(b) 
Fig. 3.11. Schematic diagram of (a) pattern distortion due to the proximity effect and 
due to (b) the accumulated electron dose. 
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One of the ways to compensate for the proximity effect is adopting corrective action with 
software. Also, the effect can be minimized by following the design rules governing the 
proximity effects on patterned geometries and gaps or inserting a thicker intermediate 
layer with low density characteristics between the resist and the substrate.  
3.4.4.	Resist		
In addition to the effect of e-beam exposure on resist, achieving high resolution pattern 
definition also requires a good resist, especially one with low sensitivity and high contrast 
[3.20]. From a process perspective on pattern definition, the parameters of exposure dose 
and e-beam energy should be considered. Apart from that, it is also important to manage 
development for resist dissolution, taking into account temperature, time, resist thickness, 
resist molecular weight and exposure dose [3.20, 3.23].  
There are a few ways to minimize the sensitivity, including: thinner resists, high electron 
beam exposure and lower density substrate with less dense patterns, [3.23] or using the 
resist with higher molecular weight to slow the dissolution rate in a longer process 
duration. In contrast, high temperature, which speeds the dissolution rate of the resist, 
could increase sensitivity. According to process contrast, both the strength and selection 
of the developer would change the resolution. Therefore, the optimization of the 
developing process to define a new pattern requires a dose test that gives a different dose 
to a series of identical patterns. 
In this work, most resists used for the lift-off process is poly-methyl methacrylate 
(PMMA), a positive tone resist. The advantage of using PMMA is that the resist features 
the characteristics of high resolution (~5 nm). In addition, the other advantage of using 
this ebeam resist is its wide selection of molecular weight, which allows users to adjust 
sensitivity by increasing or decreasing molecular weight [3.20]. Therefore, PMMA is a 
low sensitive resist that can be used simultaneously onto multilayers in the lift-off process.  
At the same time, different diluted ratios of Methyl isobutyl ketone(MIBK)/Isopropyl 
Alcohol(IPA) for the development of exposed patterns give different levels of contrast 
and resolution. Lower ratios, such as 1:3, provide higher contrast and lower sensitivity, 
which enables extremely high resolution. In contrast, pure MIBK delivers poor resolution, 
which results from low contrast and high sensitivity [3.20]. On the other hand, hydrogen 
silsesquioxane (HSQ), which is composed of silicon dioxide with Si-H bonds, a negative 
tone resist, is used for sub-10 nm nanowire patterning. The principle for resist exposure 
relies on breaking the Si-H bonds to generate crosslinking in the HSQ layer [3.24]. 
Tetramethylammonium hydroxide (TMAH) is commonly used for development. 
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3.4.5.	Alignment	
Each device fabrication requires the integration of several processes on a desired substrate. 
Thus, the registration marker definition is important at the beginning to ensure the 
accurate alignment of multiple layers for each process. For instance, the misalignment 
between gate, source and drain for a device may cause issues with device performance. 
In this work, a two-stage alignment is adopted to circumvent the increased positional 
uncertainties between the separations of markers. As shown in Fig 3.12, the first stage 
uses a global marker located at the corner of the whole sample for normal alignment. 
Then, the use of cell markers with a smaller marker grid, which are placed around the 
smaller area of the desired region, can enhance the alignment accuracy. The marker used 
in this work consists of gold-free metal and is fabricated by a metal lift-off process, which 
will be introduced in Section 3.5. Triple layers of Ti (15nm)/Pt (30 nm) are made with e-
beam metallisation to form global and cell markers that can be easily detected with the e-
beam lithography tool. In general, high contrast is related to the thickness of marker and 
the material of the metal markers and semiconductor substrate.  
 
 
Fig. 3.12. Schematic diagram of the global and cell markers for alignment. 
 
3.5.	Metallisation	and	lift‐off		
Most processes steps require metallisation for metal contacts on the device or the modules, 
including alignment markers, gate pads, drain/source contacts and bond pads. Achieving 
Global markers
Cell markers
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these processes with patterned definition requires the use of lithography with lift-off, as 
shown in Fig. 3.13 and the key strategy to obtain the precise patterns from e-beam 
exposure is using bi-layer resist with different dissolution rates. Most importantly, the 
resist with the higher molecular weight (related to higher sensitivity) should be set on the 
top. First, desired patterns are defined by using the e-beam to expose the bi-layer resist. 
Then, the resist is developed to remove the exposed regions and the metal is placed in an 
ultra-high vacuum environment that allows for e-beam metallisation to cover the whole 
surface. Afterward, the lift-off process involves putting the sample in pre-warmed acetone 
(~50oC) to dissolve the rest of the resist to remove any residual metal.  
 
 
Fig. 3.13. The general metal lift-off process with pattern exposure/development, 
metallisation and lift-off activities. 
 
3.6.	Chapter	summary	
In this chapter, the general fabrication techniques for the realisation of III-V Tunnel-FETs 
are introduced. The importance of e-beam lithography in this work for the nanoscale 
nanowire patterning was described. Most importantly, the cluster tool based on ICP etch 
and atomic layer deposition were strongly emphasized due to their unique capability of 
realising in-situ dielectric layer formation on etched sidewalls of non-planar devices. In 
addition, the effectiveness of plasma gas pre-treatment to minimize the etching damage 
on the sidewalls of device channels has important implications for this work, and these 
will be discussed in the next chapter.  
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IV.	Overview	of	Tunnel‐FETs			
Scaling of transistors have driven CMOS integrated circuits industry in last two decades 
by the evolution of advanced lithography, exploration of thin-film technology and 
realisation of non-planar device configurations [4.1]. However, scaling gradually slows 
down and the power issues rise for technology nodes below 10nm [4.2]. Beyond this 
generation, it is a challenge to maintain performance with supply voltages below 0.5V, 
which is desirable to reduce power consumption. Therefore, numerous approaches for 
low power devices have been discussed and benchmarked, for instance Ferroelectric [4.3], 
Spin torque [4.4], Magneto electric [4.5] and Tunneling devices [4.6]. Of these, this work 
focuses on Tunnel-FETs, starting by reviewing the state of the art for this kind of device, 
followed by going through the current progress with some key factors that can enhance 
the performance of device, and then further discussing the challenge of realising a high 
quality device. Finally, the benchmark of Tunnel-FET on a variety of materials, based on 
planar and non-planar architectures, such as nanowires will be given to pave the path of  
Tunnel-FET development. 
4.1	Tunnel‐FETs	technology	to	date	
Due to the limitations of thermalionic emission, the subthreshold sing of 
conventional transistors are limited to 60meV at room temperature, as discussed in 
Section 2.4.1. From the equations governing device operation in the subthreshold region, 
it is notable that the operational mechanism of band-to-band tunneling seems potentially 
to be one of the solutions to overcome this restriction. Tunnel-FETs comprise two key 
modules i) the tunneling junction and ii) the gate stack, as described in chapter II. 
Struetzer [4.7] firstly investigate a transistor containing the basic component of a Tunnel-
FET in 1952 by applying a field electrode to a p-n junction to demonstrate ambipolar 
current-voltage device characteristics with different gating conditions. By narrowing the 
depletion region between the junction between heavily doped p- and n-type germanium, 
Esaki report the first tunneling diode named as the Esaki diode exhibiting the 
characteristics of negative differential resistance (NDR) which enables the decrease of 
diode current with respect to the increase of gate voltage [4.8]. In 1977, Quinn introduced 
this idea into the current n-channel transistors with the replacement of the doping on 
source region from n-type to p-type to accomplish the lateral configuration of Tunnel-
FETs [4.9]. After the first vertical device was proposed by Leburton [4.10], the aim was 
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to fabricate a high-speed transistor using the gate controllability of NDR characteristics. 
The first observation of NDR characteristics at room temperature using the proposed 
surface tunnel transistor (STT), named by Baba, was reported by Uermura and Baba in 
GaAs in 1994 [4.11]. Continuously, numerous research focus on boosting the devices on 
silicon and compound materials. High performance of TFETs with the current density 
over 1mA/um2 has been demonstrated on the system of InGaAs/InP [4.12].  On the other 
hand, the subthreshold-slope has initially been discussed and considered by many groups 
with experimental results or analytical modelling [4.13]. Of these, analytical expression 
shows the way to realise the device with the subthreshold swing less than 60mV/decade 
by applying the gate control on the internal field of tunnel junction and the overlapping 
region of band-to-band tunnel. Over last decades, the most encouraging results firstly 
demonstrated by Intel accomplishing the n-channel device with the subthreshold swing 
less than 60mV/decade on In0.7Ga0.3As/In0.53Ga0.47As heterojunction grown on the InP 
due to its narrow bandgap and low effective mass [4.14]. The advantage of broken 
bandgap hetero-junctions can offer the high Tunnel-FETs drive current and achieve low 
subthreshold swing at the same time.  
4.2	Figure	of	merit	for	Tunnel‐FET	development	
Figures of merit to evaluate Tunnel-FET were introduced in Section 2.4. The solution to 
realise high quality Tunnel-FETs that can compete with current MOSFETs in terms of 
drive current and subthreshold swing are mostly determined by material junction and gate 
stack engineering. Higher drive current Tunnel-FETs, accomplished by modulating the 
energy bandgap of III-V materials, has been widely demonstrated [4.15]. For instance, 
one of the best results on drive current for III-V based Tunnel-FETs is realised on 
GaSb/InAs hetero-structure materials with broken energy bandgap compared to 
homogeneous junction (InGaAs/InAs), as mentioned in Section 4.1. By the observation 
of temperature independence of subthreshold characteristics on Tunnel-FETs, the 
degradation of subthreshold swing results from the leakage floor influenced by the 
aforementioned trap-assist-tunneling (TAT) mechanism [4.16]. Furthermore, ultimately 
scaling gate stack on III-V materials are also being reported as a key factor to deliver a 
subthreshold swing of sub-60mV [4.17]. Therefore, realising a sub-nm level gate stack 
with low interface defect density between dielectric layer and III-V semiconductors can 
possibility offer steeper sub-threshold swing Tunnel-FETs.  
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4.3	Introduction	of	Tunnel‐FET	configuration		
The interest of Tunnel-FET configuration on III-V materials arise from manufacturability 
perspective, especially for process feasibility and device scalability. To date, most 
configurations originate at point-Tunnel-FETs [4.18], and line-Tunnel-FET [4.19], as 
shown in Fig. 4.1. (a) and (b), respectively. For the configuration of the point-Tunnel-
FET, based on the common p-i-n layer structure, the gate metal overlaps only the intrinsic 
region, in which the tunneling is occurring close to the joint region of source, intrinsic 
region and gate oxide [4.18]. In this device, the drive current is strongly dependent on the 
oxide thickness and the gated device width, which is perpendicular to the current direction 
[4.19]. The configuration of the line-Tunnel-FET, also named as the gate normal Tunnel-
FET, has the gate metal overlapping only on the source region, in which the strengthen 
of band bending for band-to-band tunneling can increase by scaling the distances between 
gate and source. Furthermore, a thin n-doped layer or n-doped pocket can be inserted 
between the p-doped region and intrinsic layer on both aforementioned point Tunnel-FET 
and line Tunnel-FET to increase the electric field for higher drive current, as shown in 
Fig. 4.1 (c) and (d), respectively. 
(a) (b) 
(c) (d) 
Fig. 4.1. The Tunnel-FET configuration of (a) point Tunnel-FET, (b) line Tunnel-FET, 
(c) pocketed point Tunnel-FET and (d) pocketed line Tunnel-FET based on different 
gate position and doped regions. 
 
Of these, considering the issue of gate alignment, a mixed point- and line-Tunnel-FET is 
adopted for III-V Tunnel-FETs to minimize the variation and complexity of device 
fabrication by covering all the region of source, intrinsic layer and drain. Even though an 
overlapping drain may result in additional tunneling current, the leakage current can be 
minimized by lowering the doping concentration in the drain [4.20].  
p intrinsic nSource Drain
Gate
p intrinsic nSource Drain
Gate
p intrinsic nSource Drain
Gate
p intrinsic nSource Drain
Gate
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4.4	Potential	issue	of	experimental	III‐V	Tunnel‐FETs	
As mentioned in Section 4.2, realising high performance III-V Tunnel-FETs requires an 
ultimately scaled gate stack with low interface defect density on III-V materials. In 
addition, the exploration of the most suitable configuration for Tunnel-FET is important. 
Even though a few planar III-V Tunnel-FETs, based on the mixed point- and line-Tunnel-
FET configuration, have achieved the sub-60mV/decade subthreshold characteristics, the 
current architecture such as FinFETs may be challenged to suit these configurations of 
Tunnel-FETs, especially the device fabricated with the homojunction or heterojunction 
of multi III-V epitaxy layers grown by Molecular Beam Epitaxy (MBE), unless the 
bottom-up or top-down approach, as known as vertical device integration, is utilized. 
Therefore, a Tunnel-FET may require a pillar-based architecture fabricated through 
bottom up or top-down fabrication. The bottom-up method uses the concept of molecular 
self-assembly to produce devices, whereas the top-down method achieves the desired 
structure by using externally control tools such as the lithography and dry etching tools, 
as mentioned in Chapter III.  
This work mainly focuses on the top-down approach. One of the key challenges to realise 
a high quality pillar-based III-V Tunnel-FET especially for low subthreshold swing is 
obtaining clean etched surfaces on the sidewall of vertical nanowire with low surface 
roughness and the formation of an ultimate scaled gate stack on the etched sidewall with 
low interface defect density which contributes the leakage current floor, as introduced in 
Section 4.2. To date, it is still challenging to minimize the interface defect density of III-
V gate stacks such as InGaAs MOSCAP below to 1012 cm-2eV-1 which results in poor 
subthreshold swing of most experimental III-V Tunnel-FET [4.21], supported by the 
temperature dependence of subthreshold characteristics [4.22]. Although the ex-situ wet 
etching such as sulphur passivation prior to ALD can effectively remove the native oxide 
at the interface for cleaning surface preparation, it is difficult to avoid the native oxide re-
growth due to air exposure of the sample. Therefore, a cluster tool based ICP etch and in-
situ ALD is developed in this thesis to fabricate the gate stack on the sidewall of vertical 
nanowire to avoid the formation of native oxide. Furthermore, plasma gas pre-treatment 
is utilized to mitigate the degradation of MOSCAP quality due to etching damage. 
4.5	Homojunction	and	Heterojunction	modulation	
Due to the direct bandgap of III-V materials without phonon scattering, there is an 
advantage in providing higher possibility of band-to-band tunneling which results in 
larger drive current on Tunnel-FETs [4.23]. The other benefit of III-V materials enables 
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narrowing the energy bandgap via modulating the ratio of compound semiconductor for 
homojunction or the formation of broken bandgap between conduction band and valence 
band through two different compound semiconductors with less lattice mismatch such as 
the heterojunction of GaSb/InAs, on which the current highest drive current of Tunnel-
FET can be achieved around 310uA/um at VDS=0.5V [4.24]. Also, the benchmarking of 
published work for Tunnel-FETs are show in Table. 4.1. 
 
Table 4.1 Benchmarking of Tunnel-FETs fabricated of III-V in planar and vertical 
geometry. 
 
4.6	Chapter	summary	
The key factors, which enables performing a high quality Tunnel-FET, have been 
highlighted including the aspect of gate stacks, layer structure and device configuration, 
which will pave the way to realise a promising transistors for low power CMOS 
application.  
4.7	Reference	
[4.1] C.-H. Jan, et al., “A 22nm SoC platform technology featuring 3-D tri-gate and high-
k/metal gate, optimized for ultra low power, high performance and high density SoC 
applications”, Technical Digest - International Electron Devices Meeting, IEDM. 3.1.1-3.1.4, 
2012. 
[4.2] E. 1. Nowak, Maintaining the Benefit of CMOS Scaling when Scaling Bogs Down”, 
IBM Journal of R&D, vol. 46, iss. 2, pp. 169-180, 2002. 
[4.3] S. Salahuddin and S. Datta, “Use of negative capacitance to provide voltage 
amplification for low power nanoscale devices”, Nano Lett., vol. 8, no. 2, pp. 405–410, 2008. 
[4.4] D. E. Nikonov and G. I. Bourianoff, “Spin gain transistor in ferromagnetic 
semiconductors-the semiconductor Bloch-equations approach”,  IEEE Trans. Nanotechnol., 
vol. 4, no. 2, pp. 206–214, Mar. 2005. 
Material Configuration EOT (nm) VGS (V) VDS(V) SSmin (mV/dec)
ISS,min
(uA/um)
ION  (VDS=0.3V)
(uA/um) ION/IOFF 
In0.53Ga0.47As [4.25] Planar 1.4 1 0.15 64 10‐4 4 >106
In0.53Ga0.47As [4.17] Planar 0.8 1 0.5 <60 10‐4 5 ~105
In0.53Ga0.47As/In0.7Ga0.3As [4.26] Planar 0.8 2 1 80 10‐2 ~7 >104
In0.53Ga0.47As/InAs [4.14] Planar 1.1 0.8 0.05 <60 10‐3 4 ~103
In0.53Ga0.47As/InAs [4.27] Vertical nanowire 1.5 0.3 0.3 <60 5x10‐4 0.5 >104
InAs/GaAsSb/GaSb [4.28] Vertical nanowire 1.4 0.05 0.3 <60 3.1x10‐2 3 >104
71 
[4.5] D. E. Nikonov and I. A. Young, Benchmarking spintronic logic devices based on 
magnetoelectric oxides”, J. Mater. Res., vol. 29, no. 18, pp. 2109–2115, Sep. 2014. 
[4.6] A. Biswas and M. A. Ionescu, “Tunnel Field Effect Transistors: from Steep-Slope 
Electronic Switches to Energy Efficient Logic Applications”, Lausanne, EPFL, 2015. 
[4.7] O. M. Stuetzer, “Junction fieldistors”, Proc. IRE, vol. 40, no. 11, pp. 1377–1381, Nov. 
1952. 
[4.8] L. Esaki, “New phenomenon in narrow germanium p-n junctions”, Phys. Rev., vol. 109, 
no. 2, pp. 603–604, 1958. 
[4.9] J. Quinn, G. Kawamoto and B. McCombe, “Subband spectroscopy by surface channel 
tunneling”, Surface Sci., vol. 73, no. 1, pp. 190–196, 1978. 
[4.10] J. P. Leburton, J. Kolodzey and S. Biggs, “Bipolar tunneling field-effect transistor: A 
three-terminal negative differential resistance device for high-speed applications”, Appl. Phys. 
Lett., vol. 52, no. 9, pp. 1608–1620, May 1988. 
[4.11] T. Uemura and T. Baba, “First observation of negative differential resistance in surface 
tunnel transistors”, Jpn. J. Appl. Phys., vol. 33, pp. L207–L210, 1994. 
[4.12] T. Kopp and J.  Mannhart, “Calculation of the capacitances of conductors--
Perspectives for the optimization of electronic devices”,  J. Appl. Phys., vol. 106, art. 064504, 
Sep. 2009. 
[4.13] Q. Zhang, W. Zhao and A. Seabaugh, “Analytic expression and approach for low 
subthreshold-swing tunnel transistors”, In: Device Res. Conf. Dig., pp. 161–162, 2005. 
[4.14] G. Dewey, et al., “Fabrication, characterization, and physics of III-V heterojunction 
tunneling field effect transistors (H-TFET) for steep sub-threshold swing”, Technical Digest 
- International Electron Devices Meeting, IEDM. 33.6.1-33.6.4, 2011. 
[4.15] R. Pandey et al., “Demonstration of p-type In0.7Ga0.3As/GaAs0.35Sb0.65 and n-type 
GaAs0.4Sb0.6/In0.65Ga0.35As complimentary Heterojunction Vertical Tunnel FETs for ultra-
low power logic”, Digest of Technical Papers - Symposium on VLSI Technology. 2015-
August, T206-T207. 
[4.16] R.N. Sajjad, W. Chern, J.L. Hoyt and D.A. Antoniadis, “Trap Assisted Tunneling and 
Its Effect on Subthreshold Swing of Tunnel FETs”,  IEEE Transactions on Electron 
Devices. 63, 4380-4387, 2016. 
[4.17] A. Alian, et al. “InGaAs tunnel FET with sub-nanometer EOT and sub-60 mV/dec sub-
threshold swing at room temperature”, Applied Physics Letters. 109, 2016. 
[4.18] P. F. Wang, “Complementary tunneling-fets (CTFET) in CMOS technology”, Ph.D. 
dissertation. PhD thesis, Technische Universitat Munchen, 2003. 
[4.19] D. Verreck, A. S. Verhulst, K.-h. Kao, W. G. Vandenberghe, K. De Meyer and G. 
Groeseneken, “Quantum Mechanical Performance Predictions of p-n-i-n Versus Pocketed 
Line Tunnel Field-Effect Transistors”, IEEE Transactions on Electron Devices, vol. 60, pp. 
2128–2134, Jul 2013. 
72 
[4.20] J. Wu, Y. Taur, “Reduction of TFET off-current and subthreshold swing by lightly 
doped drain”, IEEE Transactions on Electron Devices, vol. 63, pp. 3342-3345, Aug 2016. 
[4.21] U.E. Avci et al., “Study of TFET non-ideality effects for determination of geometry 
and defect density requirements for sub-60mV/dec Ge TFET”, Technical Digest - 
International Electron Devices Meeting, IEDM. 2016-February, 34.5.1-34.5.4. 
[4.22] S. Mookerjea, D. Mohata, T. Mayer, V. Narayanan and S. Datta, “Temperature-
Dependent I-V Characteristics of a Vertical In0.53Ga0.47As Tunnel FET”, IEEE Electron 
Device Letters , 31, 564, 2010. 
[4.23] S. O. Koswatta, M. S. Lundstrom and D. E. Nikonov  ,”Influence of phonon scattering 
on the performance of p-i-n band-to-band tunneling transistors”, Applied Physics Letters. 92, 
043125, 2008. 
[4.24] A.W. Dey, B.M. Borg, B. Ganjipour, M. Ek, K.A. Dick, E. Lind, C. Thelander and L.-
E. Wernersson, “High-current GaSb/InAs (Sb) nanowire tunnel field-effect transistors”, 
IEEE Electron Device Lett. 34, 211-213, 2013. 
[4.25] M. Noguchi, S. H, Kim, M. Yokoyama, O. Ichikawa, T, Osada, M, Hata, M. 
Takenaka and S. Takagi, “High Ion/Ioff and low subthreshold slope planar-type InGaAs 
tunnel field effect transistors with Zn-diffused source junctions”, J. Appl. Phys., vol. 118, 
art. 045712, July. 2015. 
 
[4.26] A F. Xue, “III-V MOSFETs from planar to 3D”, 2013. [Online]. Available: 
https://repositories.lib.utexas.edu/bitstream/handle/2152/21457/XUE-DISSERTATION 
2013.pdf. 
[4.27] X. Zhao, A. Vardi, and J. A. Del Alamo, “ Sub-thermal Subthreshold Characteristics 
in Top-down InGaAs/InAs Heterojunction Vertical Nanowire Tunnel FETs,” IEEE Electron 
Device Letters. VOL. 38, NO. 7, pp. 858-865, 2017. 
[4.28] E. Memisevic, J. Svensson, M. Hellenbrand, E. Lind, and L.-E. Wernersson, “Vertical 
InAs/GaAsSb/GaSb tunneling fieldeffect transistor on Si with S=48 mV/decade and Ion=10 
μA/μm for Ioff =1 nA/μm at Vds=0.3 V,” in IEDM Tech. Dig., Dec. 2016, pp. 500–503. 
 
 
 
 
 
 
73 
V.	Process	Development	&	
Characterisation	Metrology	
5.1	Introduction	
High performance III-V Tunnel-FETs require high quality modules for device integration, 
in addition to hetero-structure substrates.  A key aspect is developing a high quality gate 
stack on different orientations of InGaAs for non-planar device configurations. To realise 
defect-free methods and to move away from wet cleaning processes such as the common 
method of ammonia sulphur passivation for native oxide removal, the cluster tool 
mentioned in Section 3.3 provides an innovative strategy, i.e. clustering ICP etching and 
ALD deposition to fulfil native oxide free in-situ MOS capacitors (MOSCAPs). In 
addition, the functionality of the cluster tool enables incorporated plasma gas pre-
treatment prior to ALD deposition for the mitigation of etch damage caused by ICP etch. 
The following sections will present the integration of nanowire etch and gate stack 
fabrication modules via an in-situ process for the device fabrication of Tunnel-FETs with 
both planar and non-planar configurations. 
5.2	Clustering	ICP	etching	and	in‐situ	ALD	process	of	
MOSCAPs	
From a manufacturing perspective regarding the realisation of non-planar Tunnel-FETs, 
there is a desire for no wet chemical cleans/passivation treatments in the process flow. In 
spite of sulphur passivation delivering one of the best electrical results on InGaAs 
MOSCAPs in a variety of orientations, the duration of transferring the sulphur passivated 
sample to ALD chamber may impact gate stack performance due to undesired air 
exposure for the sample. In Fig. 5.1(a), clustering ICP etch and ALD tools offers the 
benefit of preventing native oxide formation on etched surfaces and the ability to perform 
a sequence of processes to form highly anisotropic structures, all in a controlled 
environment. In previous work, inductively coupled plasma (ICP) etching in a 
Cl2/CH4/H2 based chemistry has been demonstrated to achieve nearly vertical InGaAs 
sidewall profiles [5.1]. In this section, the cluster tool is used to form gate stacks on 
plasma etched InGaAs surfaces with both (100) and (110) orientations. Fig. 5.1(b) shows 
the schematic diagram of the in-situ MOSCAP fabrication on both etched InGaAs (100)- 
and (110)-oriented surfaces. 
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(a) 
 
 
(b) 
Fig. 5.1 (a) Clustering ICP etch and ALD deposition of in-situ MOSCAP fabrication 
and (b) the schematic diagram of gate stack formation on (100) and (110) orientation 
of etched InGaAs surfaces. 
	
5.2.1	Plasma	H2	or	plasma	N2	passivation	
In addition to the benefit of native-oxide free MOSCAP fabrication, the cluster tool also 
offers the advantage of in-situ surface clean with a low damage plasma approach, as 
shown in Fig. 5.2. Each pre-treatment cycle comprised a H2 or N2 plasma pulse (2s), a 
pump step (5s), a short tri-methyl-aluminium (TMA) pulse (40ms), followed by an Ar 
gas draw/purge step and a plasma H2 or N2 pulse followed by H2 or N2 stabilisation step. 
The well-known process of cyclic TMA plasma gas pre-treatment with N2 and H2 prior 
to high-κ gate dielectric deposition can accomplish sulphur-free native III-V surface 
preparations with low interface defect density [5.2]. Therefore, further investigation is 
Forming gas annealingDamaged surfaces
Cl2/CH4/H2 etch chemistry
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also reported assessing the impact of in-situ plasma processing on (100)- and (110)-
oriented InGaAs MOSCAPs which have been subjected to a Cl2/CH4/H2 based ICP etch 
chemistry. The result of comparison with in-situ cyclic plasma N2/TMA and H2/TMA 
processes after ICP etching and prior to ALD deposition of HfO2 will be discussed in 
Chapter VII. 
 
Fig. 5.2. The schematic diagram of gate stack formation with plasma gas pre-treatment 
on (100) and (110) orientation of etched InGaAs surfaces. 
5.3	Device	fabrication	
There are many methods to qualify the heterostructure design of Tunnel-FETs and the 
material grown by MBE prior to fabricate vertical nanowire Tunnel-FETs such as module 
testing of tunnel diode or MOSCAPs. However, the most practical way to assess the 
material is characterizing the planar device of Tunnel-FETs with DC measurement. 
Therefore, the following Section 5.3.1 will introduce the process flow of planar Tunnel-
FETs that is firstly conjunction with the in-situ process of ICP etching and ALD in this 
work, followed by scaling the channel width to achieve double gate Tunnel-FETs to 
understand the effectiveness of gate control compared to single gate Tunnel-FET. The 
geometrical difference between single gate and double gate are shown in Fig. 5.5 
Moreover, the strategy of pattern transfers via a variety of different masks, such as 
materials or shapes of masks, for the formation of scaled vertical nanowire will be 
discussed. The complete process development for vertical nanowire Tunnel-FETs in this 
work will be briefly discussed at the end of the chapter.  
5.3.1	Progress	of	planar	Tunnel‐FETs	
The material layer structure of Tunnel-FETs is from bottom to top, the channel of planar 
device (intrinsic layer) for the gate terminal shown in the Fig. 5.3 is placed at the sidewall 
that is formed by the ICP dry etch. For the achievement of high quality material growth, 
the MBE commonly starts at n-type material. Therefore, the drain terminal of planar 
device (n-type layer) is set on the bottom while the other side is set for source terminal 
(p-type material) on the top. The current path generally flows from the bottom of drain 
plasma gas treatmentDamaged surfaces
Cl2/CH4/H2 etch chemistry
Forming gas annealing
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side via the band-to-band tunneling region controlled by gate terminal and ends in the top 
of source side. 
 
Fig. 5.3. Schematic diagram of planar Tunnel-FETs with the InGaAs based p-i-n 
heterojunction. The dotted line shows the current flow from drain to source side.  
	
5.3.1.1	Process	flow	
In Fig. 5.4, the process flow for planar device fabrication starts from blanket molybdenum 
metallization of top ohmic contact first to avoid misalignment followed by marker 
preparation including global and cell markers, then depositing the source contact of Ti/Pt 
and followed by 20nm SiN deposition. Continuously, the sidewall channel is formed by 
ICP dry etch tool via the pattern transfer of a defined HSQ mask on the top of the SiN 
layer, then HfO2 dielectric layer and a TiN layer are subsequently in-situ deposited by 
ALD. Afterward, the sample is treated by forming gas annealing (FGA) prior to the gate 
region definition. The metal pad of Ni/Ti/PdAu on drain is prepared after both HfO2 
dielectric layer and TiN metal being etched and then annealed for ohmic contact by RTA. 
 
Fig. 5.4. Process flow of planar Tunnel-FET. 
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5.3.1.2	Single	gate	vs.	double	gate	
For the planar Tunnel-FET with top-down layer structure in this work, the channel length 
is determined by the triple intrinsic layer of InAs/In0.7Ga0.3As/In0.53Ga0.47As (~60nm) of 
p-i-n tunneling diode as shown in Fig.5.3. The effect of shrinking the channel length in a 
traditional MOSFET, known as the short-channel effect, is the appearance of threshold 
voltage roll-off [5.3]. However, based on the simulation result, the Tunnel-FET suffer 
severe performance degradation with increased off-current and sub-threshold slope as the 
channel length is scaled [5.4]. Initially, the p-n layer structure of Tunnel-FET can be seen 
as a short channel device which can be considered to understand the electrical properties 
of such this device. To date, the solution to solve the short channel effect is utilizing such 
a double gate structure to enhance the electrostatic control of gate. Therefore. achieving 
the double gate configuration for Tunnel-FET is desired in this work. As the 
aforementioned sidewall channel of Tunnel-FETs, the channel width is determined by 
surrounded gate metal on the sidewall. The architecture of single-gate is similar as the 
conventional planar Tunnel-FET, as shown in Fig. 5.5 (b). The realisation of double-gate 
like Tunnel-FET is made by narrowing the area of band-to-band tunneling region 
wrapped around by gate metal, as given in Fig. 5.5 (a). Meanwhile, this can provide a 
good angle to understand the electrical properties while further scaling the channel 
thickness of Tunnel-FETs, defined by the epi-layer design such as p-n tunneling diode. 
 
 
Fig. 5.5. Schematic diagram of (a) double gate Tunnel-FET and (b) single gate Tunnel-
FET with a side view.  
 
The SEM images of single and double gate planar Tunnel-FETs are shown in Fig. 5.6 (a) 
and (b), respectively. Both single gate and double gate Tunnel-FET are fabricated with 
in-situ ALD deposited HfO2 and TiN gate metal. An additional gate metal of Pd/Au is 
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patterned across part of the complete etched region on the top and sidewall, which is 
marked as grey in Fig. 5.5 (a) and (b), for the metal pad connection. Fig. 5.6 (c) shows 
the double-gate structures with metal pad. After etching the TiN metal and HfO2 dielectric 
layer on both the bottom and sidewall sides, the ohmic contact of drain region are 
deposited, as given in Fig. 5.6 (d). 
 
  
(a) (b) 
  
 
(c) (d) 
Fig. 5.6. SEM inspection of etching profile with in-situ ALD deposition on (a) single 
gate and (b) double gate devices, (c) the gate metal covering the whole etched channel 
on the sidewall and (d) the drain pad patterning. 
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5.3.2	Progress	of	vertical	nanowire	Tunnel‐FET	
The transistor scaling trend, based on the Moore’s law, has driven the improvement of 
CMOS technology in past decades [5.5]. However, it becomes challenging to push the 
limitation of channel dimensions below 5 nm due to intrinsic problems such as quantum 
confinement and scattering effects [5.6]. In addition, the aforementioned short-channel 
control will also increase the difficulties to stabilize the threshold voltage. One of the best 
solutions is adopting the nanowire device architecture. Therefore, the electrical properties 
of nanowire based Tunnel-FETs, considered as the alternatives of traditional MOSFET, 
should be further addressed. First of all, the schematic diagram of the nanowire process 
flow for Tunnel-FET is shown in Fig. 5.7. In addition, the key processes that enable the 
realisation of nanowire Tunnel-FET—such as top-down nanowire etching, gate-all-
around gate metal, and spacer engineering for top contact—will be described in the 
following sections. The details for each step of the whole process are included in the 
Appendix A. 
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Fig.  5.7. The schematic diagram of the nanowire process flow for Tunnel-FET. 
 
 
HSQMo/Ti InGaAs HfO2/TiN
Pt/Ti/Au/AlNi/Ti/Pd/Au Ti/Au Ti/Pt
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5.3.2.1	Top‐down	InGaAs	nanowire	formation	
In this work, the top-down method, which contains two steps of mask definition and ICP 
etching, is adopted for nanowire formation. The mask selection for nanowire definition 
is the aforementioned HSQ, a negative tone e-beam resist. The quality of the mask, which 
will highly influence the pattern transfer, is determined by the appropriate dose for e-
beam lithography. Meanwhile, the dose is sensitive to the material that directly contacts 
with the HSQ. In addition, the adhesion of HSQ is highly related to the contact surface of 
the semiconductor. Therefore, selecting an intermediate layer of appropriate material is 
very important to pattern a high quality HSQ mask. In this work, an intermediate layer of 
molybdenum metal is selected for the etching mask due to the convenience of device 
integration and high adhesion between HSQ and semiconductor. Based on the optimal 
etching condition for minimising etching damage [5.1], the etching profile of nanowires 
with (110)-oriented and (100)-oriented surfaces on the sidewall are transferred from the 
defined square patterns, shown in Fig. 5.8 (a) and (b), respectively. 
  
 
(a) (b) 
Fig. 5.8. The etching profile of nanowires with (a) (110)-oriented and (b) (100)-oriented 
surfaces. 
 
Furthermore, the narrower nanowire can be achieved by means of designing different 
shapes, for instance, the shape of triangle, diamond or circle. The scaled nanowire is 
obviously observed in Fig. 5.9. Comparing to the other shapes, the circle is formed by 
one beam shot without any beam steps. The diamond shape is adopted due to the stability 
of nanowire formation. In addition to dielectric layer deposition after nanowire etching, 
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an in-situ ALD TiN layer (10nm) is added to all the nanowires shown in the Fig 5.9 to 
achieve gate-all-around nanowires for device integration. 
 
     
  
  
Fig. 5.9. SEM inspection of nanowire etching profile with the shape of cross section 
including square, triangle, diamond and circle. 
	
5.3.2.2	Bottom	spacer	
The process flow for nanowire formation with in-situ dielectric layer deposition and a 
TiN layer insertion for gate all around gate stack has been introduced in Fig. 5.7. There 
is another challenge for top-down fabrication of nanowire devices – the issue of isolating 
gate, source and drain terminals. The formation of spacers is required to electrically 
isolate the gate, source and drain terminals. The spacer technique used in this work only 
isolates the source metal on the top side and the wrapped around gate metal on the 
sidewall of a pillar-based fin/wire structure.  
In this work, HSQ is used as the spacer due to similar physical and chemical 
characteristics of SiOx after being exposed or curing [5.7]. The other reason for the usage 
of ebeam resist is that spinning technique can perform a desired coverage, compared to 
the spacer deposited by CVD tool, shown in the Fig. 5.10. In addition, the etching back 
is required to remove undesired spacer covering on the top of the nanowire. Despite a SiN 
layer, which is commonly used for sidewall spacer formation, can perform the protection 
of gate stack on the sidewall, it also increases the design complexity of gate stack contact 
on the sidewall. For instance, it is difficult to create a contact path for this in-situ gate 
stack on the sidewall after spacer formation via a process of etching back and gate 
patterning. Therefore, HSQ spacer layer is preferred in this work to accomplish the 
required contact path between a large gate pad and the gate stack on the sidewall. 
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Fig. 5.10. The spacer coverage from the material of (a) HSQ and (b) SiN layer. 
 
5.3.2.3	Gate	metal	definition	and	ohmic	contact	
As shown in Fig, 5.7, the realisation of gate metal definition for practical nanowire device 
fabrication requires three steps which are listed below: i) Forming a large metal pad for 
gate contact. ii) Spinning a HSQ layer for the sidewall gate stack protection and exposing 
the gate metal area which crosses all the nanowires and large pad for connection. iii) 
Etching back for the removal of undesired resist, TiN and dielectric layer on both top and 
bottom side of nanowire, which is not overlapped by spacer. The process of FGA for the 
improvement of gate stack on the sidewall is achieved prior to pattering the gate metal 
region. Fig. 5.11 (a) and (b) show the SEM inspection of actual device fabrication before 
and after metal gate patterning via a HSQ spacer layer, respectively. Furthermore. the 
removal of HfO2 and TiN on nanowire with ICP etching is shown in Fig. 5.11 (c). As 
shown in Fig. 5.11 (b), the top side of nanowire can still be inspected and covered by a 
thin HSQ layer. After etching back, the nanowire (lighter) and molybdenum metal on the 
top of nanowire (darker) can be obviously found in Fig. 5.11 (c). Also, this molybdenum 
metal layer can still be observed after etching back the layer of TiN metal and HfO2 
dielectric layer. Most importantly, the diagram of Fig, 5.11 (c) shows the good coverage 
of HSQ on the sidewall of nanowire for the protection of gate stack. Afterward, the ohmic 
contact is deposited and followed by RTA annealing shown in Fig. 5.12.  
InGaAsInGaAs
(a) (b)
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(a) (b) (c) 
Fig. 5.11. the SEM inspection of (a) the nanowire without a HSQ spacer coverage, (b) 
with a HSQ layer coverage and (c) the removal of TiN metal and dielectric layer on the 
both top side of nanowire and the bottom side which is not covered by spacer.  
 
 
Fig. 5.12. The SEM inspection of forming ohmic pad for drain contact. 
 
5.3.2.4	Top	spacer	and	source	electrode	
Here, the additional spacer is still required to improve the isolation of the gate metal on 
the sidewall and the source contact on the top side of nanowire after etching the TiN layer 
and HfO2 dielectric layer. Fig. 5.13 (a) is an SEM image of the top HSQ spacer formation. 
The nanowire is surrounded by HSQ layers in the region where the bottom and top HSQ 
spacer overlap. Also, the top of nanowire is covered by a thin HSQ layer. Reducing the 
thickness of the HSQ layer to expose the top side of the nanowire for connection is 
important. Therefore, the etching back technique repeats here to open the contacted area 
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of nanowire on the top shown in Fig. 5.13 (b). Afterward, the metal bridge between the 
top side of the nanowire and another metal pad is prepared for the source. The complete 
Tunnel-FET device geometry is shown in Fig. 5.14. 
 
 
(a) 
 
(b) 
Fig. 5.13. SEM inspection of  (a) top HSQ spacer formation and  (b) etching back to 
expose the top of nanowire for metal connection. 
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Fig. 5.14. The SEM inspection of the final device layout. 
 
5.4	Characterisation		
To complement the information in Sections 2.5 and 5.2, this section will initially 
introduce the method to extract the key parameters from C-V measurement for analysis 
which enables quantification of the interface quality of MOSCAPs. This is followed with 
a prescription of device DC characteristics. The metrology of contact characterisation will 
be further presented. 
5.4.1	MOSCAP	device	characterisation	
As mentioned in section 2.5.3, non-ideal effects in a MOSCAP result from defects in the 
oxide or at the oxide/semiconductor interface. These defects will directly influence the 
performance of both MOSFETs [5.8] and Tunnel-FETs [5.9]. Therefore, electrically 
characterising these defects is desired. One of the valuable tools is C-V measurement 
which can provide the significant insight into the interface defect density (Dit) mentioned 
in the Section 2.5.3.1 and oxide traps introduced in the section 2.5.3.2. In addition, the 
physical information corresponding to both interface and bulk oxide traps can be 
evaluated to understand the non-ideal C-V behaviour. The following sub-section will 
further describe those important parameters and introduce the method for the 
quantification of Dit and oxide trap charges of MOSCAPs. Thus, the comparison of FGA 
effect on sulphur passivated InGaAs (110) MOSCAPs and the assessment of sulphur-free 
in-situ plasma passivated InGaAs (110) MOSCAPs which have been subjected to a ICP 
etch can path the way to improve the practical vertical nanowire Tunnel-FETs. 
87 
5.4.1.1	Flatband	Voltage	
As discussed in the MOSCAPs band diagrams of Fig. 2.5, the band bending at the 
interface of dielectric layer and semiconductor varies with respect to the applied bias.  
The voltage under flatband condition, known as the flatband voltage (VFB) means this 
applied voltage results in zero electric field across the gate dielectric layer and flat energy 
band of the semiconductor. The practical VFB extraction provides important information. 
For instance, Fermi-level pinning or unpinning can be observed from the shifts of VFB 
from MOSCAPs with a different metal gate work functions [5.10]. In addition, the surface 
energy profile which indicates the energy position of Dit can be further calculated using 
Berglund integral method which originates at VFB [5.11]. There are a variety of methods 
to extract the practical VFB from C-V measurement of a MOSCAP. In general, the C-V 
sweep under high frequency condition is commonly used to minimize the non-ideal C-V 
behaviour from Dit [5.12]. Despite the non-ideal effect of experimental results shifts the 
VFB, the ideal or practical flatband capacitance should be only related to the oxide 
capacitance (ܥ௢௫), the permittivity of semiconductor and the Debye length.  Therefore, 
the practical VFB can be determined by the ideal flatband capacitance expressed as [5.13]: 
ܥி஻ ൌ ஼೚ೣ஼ಷಳೄ஼೚ೣା஼ಷಳೄ,                                                   (5.1) 
where ܥி஻ௌ is a function of the permittivity of semiconductor and the Debye length shown 
below, 
ܥி஻ௌ ൌ ఢೞఢబఒ೏ ,                                                        (5.2) 
where ߣௗ  is the Debye length, and  ߳௦  and ߳଴  are the relative permittivity of the 
semiconductor and permittivity of free-space, respectively.  
On the other hand, the	ܥ௢௫ should be addressed for the correct ܥி஻ extraction because the 
oxide capacitance obtained from Cmax in accumulation only suits a case of ideal MOSCAP. 
However, using the Cmax of a real MOSCAP in accumulation results in 	ܥ௢௫  being 
underestimated due to the effects of low DOS and charge quantisation in semiconductors 
[5.14]. Therefore, an additional method is required to determine the accurate ܥ௢௫  to 
evaluate ܥி஻ . In this work, the metrology for all the ܥ௢௫  extraction is based on the 
comparison of experimental and modelled CV curves [5.15].  
5.4.1.2	Surface	potential	
The surface potential is defined as the energy level with respect to the vacuum level at 
which the electron is free [5.16]. The movement of surface potential, known as surface 
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band bending, close to the interface between the dielectric layer and semiconductors 
depends on the electric field in the dielectric layer with respect to the applied voltage. 
Observing the relationship of surface potential and applied voltage can provide 
information of Fermi-level pinning or unpinned for a MOSCAP system. The unpinned 
Fermi level of MOSCAP should have band bending across half bandgap of semiconductor 
(midgap) while the maximum voltage is applied [5.15]. Furthermore, the most significant 
information obtained from MOSCAP evaluation and most relevant to device performance 
is acquiring the plot of the interface traps as a function of trap energy level, across the 
whole semiconductor bandgap as shown in Section 2.5.3.1. In this work, the Berglund 
integral is adopted to extract the surface potential as a function of gate voltage, Ψs(Vg), 
from measured CV data, which allows the position of an extracted Dit profile to be 
calculated in relation to the band gap [5.11]. It can be shown that   
߰௦൫ ௚ܸ൯ ൌ ߰௦଴ ൅ ׬ ൬1 െ ஼೟೚೟
೗೑ ൫௏೒൯
஼೚ೣ ൰
௏೒
௏೒బ ݀ ௚ܸ,                                   (5.3) 
where ܥ௧௢௧௟௙ ሺ ௚ܸሻ  is the measured capacitance at low freqneucy and ߰௦଴  is the surface 
potential while the voltage is ௚ܸ଴. It is common to choose the flatband voltage as ௚ܸ଴ 
[5.19]. Therefore, the accuracy of flatband voltage extraction becomes significant. The 
gate voltage that corresponds to the flat band capacitance, VFB, can be taken as the lower 
limit of integration as its position in the band gap is known. Errors are introduced however 
when extracting VFB if either the Dit is large, and/or if the measured high frequency curve 
is not the true high frequency response, but includes contributions due to interface traps 
and minority carriers. Such errors result in a misalignment of the Dit profile with respect 
to the band gap, but do not affect the magnitude of the Dit. 
For semiconductors with a high DOS, such as silicon, with conduction and valence band 
DOS of 3 x 1019 cm-3 and 2 x 1019 cm-3, respectively, the lower limit of integration in the 
Berglund integral is usually taken at gate biases in either accumulation or inversion, 
where it is assumed that the Fermi level resides at the edge of the corresponding band as 
there is sufficient charge to screen further movement. As such, the required Vg-Ψs curves 
can be correctly obtained. For semiconductors with a low DOS, this assumption becomes 
invalid as the Fermi level can move beyond the band edges. This is particularly an issue 
for the InGaAs conduction band with a DOS value of 2x1017 cm-3. As such, the Fermi 
level can move beyond the conduction band edge. It is only in the case of a large Cox, 
where the electric field applied to the semiconductor becomes large, resulting in a large 
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band bending, that the Fermi level moves deep into the conduction band. Given the low 
Cox values of our work which will be discussed in chapter VI, this is not likely the case.  
5.4.1.3	Interface	defect	density	
Qualitatively, the interface defect density will stretch out the C-V curves of a MOSCAP 
at the voltage of flatband. Therefore, this method can simply provide an indication of the 
quality of the interface between dielectric and semiconductor prior to quantitively 
analysing the Dit. The metric of stretch-out is defined as: 
Stretch-out ቀ ி௖௠మ௏ቁ ൌ
୼஼ಹಷ
୼௏೒ ,                                         (5.4) 
where the slope of stretch-out is extracted at flatband voltage. Although this method 
cannot be used to obtain the value of Dit, it is useful to acquire qualitative results between 
C-V characteristics of MOSCAPs subject to different process conditions of gate stack 
formation or interface pre-treatment engineering. 
Several methods being proposed to quantitatively determine Dit profiles, such as the 
Terman method [5.17], the low frequency method [5.11] and the high-low frequency 
method [5.18]. Each methodology has their specific requirement to ensure the accuracy 
of Dit extraction. For the Terman method, the methodology utilizes the comparison of the 
stretch-out, which is obtained from a measured C-V curve at the high frequency, and an 
ideal C-V curve. This is based on the idea that C-V curves measured at sufficiently high 
frequency are only influenced by the stretch-out with respect to the gate bias instead of 
any ac contribution from interface traps. In contrast, low frequency method, known as the 
Berglund method, is using the measured C-V curve at sufficient low frequency, when all 
the interface traps are able to follow the ac signal response and contribute the measured 
capacitance with an additional ܥ௜௧, which can be used to evaluate the interface trap density 
by comparing to the ideal C-V profiles. Despite both methods being able to extract the 
Dit profile across the whole energy bandgap, there is still an assumption of ideal C-V 
profile which is modelled accurately. The errors of modelled ideal C-V curve which may 
result from insufficient information from material parameters or process deviations will 
cause the underestimation or overestimation of interface defect density [5.19]. Therefore, 
the metrology used in this work adopts the combined high and low frequency C-V 
measurements, proposed by Castagn´e and Vapaille [5.18], to exclude the errors from 
theoretical modelling. The interface trap density is obtained by comparing the low 
frequency response to the high frequency response. However, the accuracy may be 
limited by the determination of C-V profiles measured at the true “low” and “high” 
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frequency. For low frequency measured C-V curves, the Dit may be underestimated if all 
the traps cannot respond to the AC frequency, which will contribute to the Cit. In addition, 
Dit would also be underestimated if the high frequency C-V profiles, even at 1MHz, are 
not enough to exclude the response from interface traps [5.13]. Therefore, the modified 
high-low frequency C-V measurement which performs high frequency curves at reduced 
temperature to minimize the errors from the AC response [5.13]. The interface trap 
density of the modified metrology can be represented as:  
ܦ௜௧൫ ௚ܸ൯ ൌ ஼೚ೣ௤ ൬
஼ಽಷ ஼೚ೣ⁄
ଵି஼ಽಷ ஼೚ೣ⁄ െ
஼ಹಷሺಽ೅ሻ ஼೚ೣ⁄
ଵି஼ಹಷሺಽ೅ሻ ஼೚ೣ⁄ ൰.                                (5.5) 
On the other hand, there are still some drawbacks for modified high and low frequency 
CV measurement comparing to Terman method and Berglund method. For instance, it 
cannot probe the trap levels across all the bandgap because it is only valid for the trap 
levels from majority band edge to the surface potential at beginning of inversion [5.19]. 
The trap levels in the lower half of the band gap can be only probed in a n-MOS capacitor. 
Similarly, a p-MOS capacitor only allows the trap levels in the higher half of the bandgap 
to be probed. Therefore, acquiring the Dit distribution across the whole bandgap requires 
both type of MOSCAPs.  
5.4.1.4	Hysteresis	
Hysteresis is another significant factor that may degrade the device performance, 
especially reliability, apart from the aforementioned interface trap density [5.20], refer to 
Fig. 2.10 (b). It originates at the charge trapping site, which referred as slow state traps 
or border traps, in the oxide. In addition, the frequency dispersion in the accumulation is 
also caused by the contribution of both the charge trapping site which locates at the 
interfacial transitional region between the dielectric layer and semiconductor and the fast 
interface states which aligns with energy level in the conduction band of semiconductor 
[5.21], refer to Fig 2.10 (a). This can be defined as:  
ܨݎ݁ݍݑ݁݊ܿݕ	ܦ݅ݏ݌݁ݎݏ݅݋݊	 ቀ% ௗ௘௖ቁ ൌ
஼ಽಷ,೘ೌೣି஼ಹಷ,೘ೌೣ
஼ಽಷ,೘ೌೣ ൈ
ଵ଴଴%
ே೏೐೎ .                (5.6) 
For the device reliability perspective, quantifying the charge trapping density via the 
method of analysing the C-V hysteresis is studied in this work to further understand the 
FGA effect of InGaAs (110) MOSCAP. The double sweeps including upwards and 
downwards sweep measured at 1MHz subject to an increased Vmax is set as the essential 
measurement for C-V hysteresis response. For those C-V responses with different Vmax, 
the hysteresis of each C-V profile is determined by the difference of flatband voltage 
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extracted from flatband voltage capacitor. Plotting the hysteresis as a function of Vmax 
can obtain the linear distribution. Based on the slope of curves, the trapped charge density 
in the accumulation can be evaluated according to the bias with the offset of flatband 
voltage [5.22]. 
5.4.2	TFET	characterisation	
The methodology of current-voltage (I-V) measurement is commonly utilized to evaluate 
the performance of three terminal transistors such as Tunnel-FETs. Despite the fact that 
there is no obvious sub-threshold region for Tunnel-FETs, the transfer characteristics 
which can capture some electrical properties such as on-off ratio, subthreshold swing (SS), 
threshold voltage (VT) and transconductance (gm), as shown in Fig. 5.15 (a) and (b), can 
still provide useful information related to the quality of semiconductor materials, gate 
stack, and the design of device layout or process flow. In addition, the temperature 
dependent transfer characteristics with further analysis can determine the effective barrier 
of band-to-band tunneling. On the other hand, the output characteristics which can exhibit 
saturation current and on current resistance is linked to the quality of contact resistance 
between source and drain terminal. More details for each parameter will be introduced in 
this section.  
5.4.2.1	DC	characterisation	
The aforementioned transfer characteristics and output characteristics used to evaluate 
the DC characteristics of a transistor are obtained by means of sweeping the gate voltage 
at a constant drain voltage or the drain voltage at a constant gate voltage, respectively. 
Furthermore, both characteristics can provide the information on those parameters below, 
 Subthreshold swing (SS): as discussed in Chapter II, the SS is defined as the 
inverse slope of logarithmic drain current versus gate voltage. The minimum SS 
is commonly used to benchmark the performance of Tunnel-FET. In addition, the 
plot of SS as a function of drain current at the constant drain voltage (VDS<0.5V) 
is applied for the comparison of low power device performance. 
 Threshold voltage: The extraction of threshold voltage, at which the transistor 
switches from off-state to on-state, is also introduced in Chapter II. The typical 
extraction of threshold voltage is using the extrapolating line obtained from the 
tangent of the drain current at the voltage.  
 Transconductance: The transconductance can be separated in extrinsic 
transconductance obtained from the measured transfer characteristics and intrinsic 
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transconductance that is calculated excluding the effect of series resistance from 
source and drain. 
 On-off ratio: On-off ratio exhibits the window between on and off current. 
10nA/um can be defined as off-current while on current is given by the voltage 
which is offset from off-current voltage at the constant drain voltage, for instance, 
Von= Vth +2/3 VDD; Voff = Vth – 1/3VDD [5.23]. 
These above parameters will be used to analyse both the single gate, double gate and 
nanowire Tunnel-FETs in Chapter VIII.  
 
 
(a) (b) 
Fig. 5.15. Transfer characteristics of a generic Tunnel-FET showing the parameters of 
subthreshold swing (SS), threshold voltage (VT) and transconductance peak (gm, peak) in 
(a) and On-off ratio in (b).  
 
5.5	Contact	characterisation	
As discussed in Section 2.8, the transistor performance especially for small feature size 
devices suffer degradation by high contact resistance that is limiting access to the intrinsic 
characteristics of devices. The Transfer Length Method structure (TLM) originally 
proposed by Shockley is introduced to characterise the contact performance between 
metal to planar semiconductor by measuring the total resistance between two adjacent 
contacts with a specific separated distance and generating the plot of resistance as a 
function of increasing contact separation [5.24]. As shown in the Fig. 5.16, this test 
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structure method comprises an array of contact pads with identical width/length and 
increasing distance d between each pad.  
 
 
(a) 
 
(b) 
Fig. 5.16. (a) Schematic diagram of TLM test structure and (b) the parameter 
extraction from the plot of total resistance as a function of contact separation.  
 
The total resistance (்ܴ) obtained from the current by applying the potential drop between 
two adjacent pads is composed of the contact resistance between the metal to 
semiconductor and semiconductor sheet resistance (ܴ௦௛ ). This linear curve can be 
formulated as:  
்ܴ ൌ ோೞ೓ௐ ݀ ൅ 2ܴ஼,                                               (5.7) 
as known in the above equation, the parameter of sheet resistance (ܴ௦௛) in Ω/sq unit can 
be obtained from the slope of linear regression of the total resistance as a function of 
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contact spacing. Extending the fitted regression to cross the y-axis, the intercept is 
expressed as two times the contact resistance (ܴ஼), for which the parameter is usually 
normalized by the contact width of 1mm, thereby the unit can be represented in Ω.mm. 
Furthermore, the parameter of transfer length (ܮ்) defined as the effective length of an 
electron travels in the semiconductor to the beneath of contact with 1/݁ current dropped 
before flowing up into the contact is extrapolated from the regression at the intercept of 
x-axis while the total resistance is zero [5.25]. Due to the current crowding effects, there 
is a need for contact spacing which should be at least two times or longer transfer length 
[5.26]. On the other hand, another good figure of merit for comparison is contact 
resistivity defined as: 
ߩ஼ ൌ ቀఋ௃ఋ௏ቁ௏ୀ଴
ିଵ ,                                                    (5.8) 
where ܬ is the current density flowing through the contact and the ܸ is the potential drop 
across the area of the contact. The evaluation of specific contact resistivity based on the 
extracted transfer length and the semiconductor sheet resistance be expressed as [5.27]: 
ߩ஼ ൌ ܴ௦௛ܮ்ଶ.                                                     (5.9) 
In addition, the sheet resistance underneath the contacts (ܴ௦௞) should be considered to 
avoid the inaccurate extraction of transfer length and specific contact resistance [5.27]. 
Also. The alloying effect of metal contacts is an important factor to take into account. 
The resulting modification to the TLM method to account for this effect is reported in 
[5.27].  
5.6.	Chapter	summary	
This chapter has initially presented the fabrication in this work including the 
achievement of in-situ gate stack and optimisation with the technique of plasma gas pre-
treatment. Furthermore, the nanowire formation based on the pattern transferring of dry 
etching via the high resolution mask prepared by ebeam lithography introduced in chapter 
III has been accomplished. Based on these well-developed modules, the first III-V 
Tunnel-FET with in-situ gate stack is demonstrated in this work and will be discussed 
further in Chapter VIII. On the other hand, the characterisation techniques used for the 
assessment of gate stack module and the evaluation of device characteristics were given 
afterward including quantification of interface quality on MOSCAPs and DC 
characterisation of III-V Tunnel-FET performance. 
 
95 
5.7.	Reference	
[5.1] O. Ignatova, et al., ”Towards vertical sidewalls in III-V FinFETs: dry etch processing 
and its associated damage on the electrical and physical properties of (100)-oriented InGaAs”, 
SISC, Arlington, VA, 5-7 Dec. 2013. 
 
[5.2] V. Chobpattana, J. Son, J.J.M. Law, S. Stemmer, R. Engel-Herbert and C.-Y. 
HuangNitrogen-passivated dielectric/InGaAs interfaces with sub-nm equivalent oxide 
thickness and low interface trap densities”, Applied Physics Letters. 102, 2013. 
 
[5.3] L. Yau, “A simple theory to predict the threshold voltage of short-channel 
IGFET's”, Solid-State Electronics. 17, 1059-1063, 1974. 
 
[5.4] J. Wu, J. Min and Y. Taur, “Short-Channel Effects in Tunnel FETs”, IEEE Transactions 
on Electron Devices, 2015. 
 
[5.5] G. E. Moore, Cramming more components onto integrated circuits. New York, 
McGraw-Hill, 1965. 
[5.6] K. J. Kuhn, “Considerations for Ultimate CMOS Scaling”, IEEE Transactions on 
Electron Devices. 59, 1813-1828, 2012. 
[5.7] J. K. W. Yang, V. Anant and K. K. Berggren, “Enhancing etch resistance of hydrogen 
silsesquioxane via postdevelop electron curing”, Journal of Vacuum Science and Technology 
B Microelectronics and Nanometer Structures, 24, 3157-3161, 2006. 
[5.8] Y.-C Fu et al., “High mobility high on/off ratio C-V dispersion-free Ge n-MOSFETs 
and their strain response”, Electron Devices Meeting (IEDM), 2010 IEEE International, 
18.5.1-18.5.4. 
[5.9] T.P. Xiao, X. Zhao, S. Agarwal and E. Yablonovitch,” Impact of Interface Defects on 
Tunneling FET Turn-on Steepness”, In: 2015 Fourth Berkeley Symposium on Energy 
Efficient Electronic Systems (E3S), 2015. 
[5.10] E. J. Kim, E. Chagarov, J. Cagnon, Y. Yuan, A. C. Kummel, P. M. Asbeck, S. Stemmer, 
K. C. Saraswat and P. C. McIntyre, “Atomically abrupt and unpinned Al2O3/In0:53Ga0:47As 
interfaces: experiment and simulation”, Journal of Applied Physics, vol. 106, no. 12, p. 
124508, 2009. 
[5.11] C. N. Berglund,” Surface states at steam-grown silicon-silicon dioxide interfaces”, 
IEEE Trans. Electron Devices, vol 13, 701-705, 1966. 
 
[5.12] R. D, Long, B. Shin, S. Monaghan, K. Cherkaoui, J. Cagnon, S. Stemmer, P. C. 
McIntyre and P. K. Hurley, “Charged defect quanti_cation in Pt/Al2O3/In0.53Ga0.47As/InP 
MOS capacitors”, Journal of The Electrochemical Society, vol. 158, no. 5, pp. G103-107, 
2011. 
 
[5.13] D. Schroder, “Oxide and interface trapped charges, oxide thickness”. In: 
Semiconductor Material and Device Characterization, 3rd ed. John Wiley & Sons, Inc., 2005, 
pp. 319{388. 
96 
 
[5.14] P. K. Hurley, R. Long, T. O'Regan, E. O'Connor, S. Monaghan, V. Djara, M. A. Negara, 
A. O'Mahony, I. Povey, A. Blake, R. Nagle, D. O'Connell, M. Pemble and K. Cherkaoui,  
“Equivalent oxide thickness correction in the high-k/In0.53Ga0.47As/InP system”. ECS 
Transactions, vol. 33, no. 3, pp. 433-444, 2010. 
 
[5.15] R. Engel-Herbert, Y. Hwang and S. Stemmer, “Comparison of methods to quantify 
interface trap densities at dielectric/III-V semiconductor interfaces”, J. App. Phys., vol. 108, 
p. 124101, 2010. 
 
[5.16] Y. Taur, and T. H. Ning, Fundamentals of Modern VLSI Devices. New York: 
Cambridge University Press, 2009, pp. 164-165. 
[5.17] L. Terman, “An investigation of surface states at a silicon/silicon oxide interface 
employing metal-oxide-silicon diodes”, Solid-State Electronics, vol. 5, no. 5, pp. 285-299, 
1962. 
 
[5.18] R. Castagne and A. Vapaille, “Description of the SiO2-Si interface properties by means 
of very low frequency MOS capacitance measurements”, Surface Science, vol. 28, no. 1, pp. 
157-193, 1971. 
 
[5.19] D. Mui, Z. Wang, and H. Morko, “A review of IIIV semiconductor based metal-
insulator semiconductor structures and devices”, Thin Solid Films, vol. 231, no. 12, pp. 
107{124, 1993. 
 
[5.20] D. M. Fleetwood, M. R., Shaneyfelt, W. L. Warren and J. R. Schwank, “Border traps: 
issues for MOS radiation response and long-term reliability”, Microelectronics and 
Reliability. 35, 403, 1995. 
 
[5.21] E. O’Connor, S. Monaghan, R. D. Long, A. O’Mahony, I. M. Povey, K. Cherkaoui, M. 
E. Pemble, G. Brammertz, M. Heyns, S. B. Newcomb, V. V. Afanas’ev and P. K. Hurley, 
“Temperature and frequency dependent electrical characterization of 
HfO2/InxGa1−xAsHfO2/InxGa1−xAs interfaces using capacitance-voltage and conductance 
methods”, Appl. Phys. Lett. 94, 102902, 2009. 
 
[5.22] J. Lin, Y. Y. Gomeniuk, S. Monaghan, I. M. Povey, K. Cherkaoui, É. O'Connor, M. 
Power and P. K. Hurley, ”An investigation of capacitance-voltage hysteresis in metal/high-
k/In0.53Ga0.47As metal-oxide-semiconductor capacitors”, Journal of Applied Physics. 114, 
144105, 2013. 
 
[5.23] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz 
and M. Radosavljevic, “Benchmarking Nanotechnology for High-Performance and Low-
Power Logic Transistor Applications”, IEEE Transactions On Nanotechnology. 4, 153-158, 
2005. 
 
[5.24] A. Goetzberger, R. Scarlett and W. Shockley, “Research and investigation of inverse 
epitaxial UHF power transistors”, 1964. [Online]. Available: http://www.dtic.mil/get-tr-
doc/pdf?AD=AD0605376. 
 
97 
[5.25] D. Sawdai, D. Pavlidis and D.  Cui, “Enhanced transmission line model structures for 
accurate resistance evaluation of small-size contacts and for more reliable fabrication”, IEEE 
Transactions on Electron Devices, vol. 46, no. 7, pp. 1302-1311, 1999. 
 
[5.26] H. Murrmann and D. Widmann, “Current crowding on metal contacts to planar 
devices”, Electron Devices, IEEE Transactions, vol. 16, no. 12, pp. 1022-1024, 1969. 
 
[5.27] G. Reeves and H. B. Harrison, “Obtaining the specific contact resistance from 
transmission line model measurements”, IEEE Electron Device Letters, vol. 3, no. 5, pp. 111-
113, 1982. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
98 
VI.	Interface	Engineering	of	
Al2O3/In0.53Ga0.47As	(110)	MOSCAPs	
6.1	Introduction	
        The gate stack, considered as one of the key modules for device integration has been 
widely investigated on the InGaAs material system [6.1]. Throughout the revolution of 
device scaling, non-planar architectures have become mainstream which has resulted  in 
several demonstrations of InGaAs FinFETs [6.2], nanowire MOSFETs [6.3] and 
nanowire Tunnel-FETs [6.4] on (100)-oriented substrates. Among these devices, the gate 
stack is defined on the both top and sidewalls of the fin/wire, where the (110) or (111) 
orientations can be dominant surfaces. Focus, therefore, has been placed in this work on 
the development of a high quality gate stack on (110) oriented InGaAs essential to the 
realisation of high performance non-planar InGaAs channel devices. 
        Based on the large density of trap states at the interface of high-κ/(100) oriented 
InGaAs, the surface preparation method prior to atomic layer deposition of high-κ gate 
dielectrics is similar to that in the SiO2/Si system where hydrogen fluorine (HF) is used 
for native oxide removal and to terminate surface dangling bonds for the high-κ/InGaAs 
interface [6.5]. Numerous approaches have been explored to improve surface quality such 
as sulphur-based chemical cleans, As capping and decapping [6.6], trimethylaluminum 
(TMA) pre-dosing [6.7], cyclic plasma (H2 or N2) and TMA exposures [6.8] and AlN 
interface control layer [6.9]. Of these methods above, wet sulphur passivation has been 
reported to enable the interface quality of InGaAs (111) surfaces compatible to that 
achieved on InGaAs (100) surfaces [6.10]. However, the properties of a gate stack 
deposited on a sulphur passivated InGaAs (110) had not previously explored. In the 
following sections, details of the impact of sulphur-based passivation approach to the 
interface between Al2O3 grown by ALD and p- and n-type InGaAs (110) surfaces as well 
as the evaluation of forming gas annealing effect are highlighted [6.11]. In addition, the 
first determination of the conduction band offset on the Al2O3/InGaAs (110) MOSCAP 
is reported [6.12]. The chapter concludes with a systematic evaluation of the material and 
electrical properties of the Al2O3/InGaAs (110) interface. 
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6.2	Surface	Morphology	
        Atomic force microscopy (AFM) was used to evaluate the surface roughness of the 
p-type and n-type InGaAs (110) epi-layers of this study that were grown by molecular 
beam epitaxy (MBE) on p+ and n+ InP (110) substrates respectively. Figure 6.1 illustrates 
the root mean square (RMS) roughness results determined from 5µm × 5 µm AFM scan 
areas from both p-type and n-type samples. It indicates the quality of MBE growth from 
the resulting RMS roughness of ~0.2nm on both samples. 
 
 
(a) (b) 
Fig. 6.1. The AFM images (5 µm x 5 µm) of as grown (a) p-In0.53Ga0.47As & 
(b) n-In0.53Ga0.47As (110) epi-layers. 
6.3	Experimental	Details	
The wafers used in this study, as depicted in Figure 6.2, were provided by Texas State 
University. They employed heavily p- and n-type doped InP (110) substrates in which the 
epitaxial growth of p-type Be-doped (4 × 1017 cm-3) and n-type Si-doped (4 × 1017 cm-3) 
In0.53Ga0.47As (110) layers with a thickness of 200nm were accomplished.  
 
 
Fig. 6.2. Cross-section of p- & n-type InGaAs (110) layers on InP (110) substrates. 
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A typical cleaning procedure on the surface of samples from both wafers started by 
degreasing in each of acetone, methanol and isopropanol for 1min. Following the ex-situ 
treatment of immersion of the samples in diluted (NH4)2S (10% in deionized H2O) for 20 
minutes at room temperature (~295K), the samples were quickly transferred to the ALD 
chamber prior to Al2O3 dielectric layer deposition. 8nm films were formed by ALD at 
300oC using alternative pulses of TMA and H2O precursor with the first pulse being TMA. 
MOSCAPs were fabricated by firstly electron beam evaporating a Pt/Au gate contact 
through a shadow mask, and completed with Au/Zn/Au (p-type) and Au/Ge/Ni/Au (n-
type) ohmic contacts to the back of the p- and n-type samples, respectively. Post-
metallization FGA (forming gas annealing) was performed in a H2/N2 (5%/95%) ambient 
for 30mins at 350oC. Electrical results were characterized using an impedance analyser 
(E4980A) in a microchamber probe station (Cascade, Summit 12971B). 
6.4	Result	and	Discussion	
6.4.1	The	impact	of	Forming	Gas	Annealing	
6.4.1.1	Qualitative	analysis		
Room temperature frequency-dependent (1kHz to 1MHz) capacitance-voltage (CV) 
characteristics of sulphur passivated p- and n-type InGaAs (110) MOSCAPs before and 
after FGA are illustrated in Fig. 6.3(a-d). A qualitative assessment of the samples prior to 
FGA in Fig. 6.3 (a) and (b) reveals a large frequency dispersion in the accumulation 
region of the p-type (110) MOSCAP, akin to that observed in In0.53Ga0.47As (100) 
MOSCAPs [6.13]. The observed dispersion is ascribed to the tunneling of carriers into 
electrically active, near interface border traps in the oxide [6.14-16], and fast interface 
states [6.17, 6.18]. The larger frequency dispersion in the depletion region of p-type 
MOSCAP also suggests a higher density of interface traps in the lower half of the bandgap. 
Following FGA, the frequency dispersion in accumulation and depletion is more than 
marginally improves for the p-type MOSCAP in Fig. 6.3 (c). In the case of n-type 
MOSCAP, the frequency dispersion in accumulation and depletion and the CV stretch-
out are noticeably reduced following the FGA treatment in Fig. 6.3 (d). These 
observations can be interpreted as reduced Dit in the bandgap as a consequence of the 
FGA process.  The C-V characteristics is significantly improved by the combination of 
sulphur pre-treatment and FGA which enables Fermi-level movement through the 
bandgap of both p- and n-type InGaAs (110) MOSCAPs and the reduction of interface 
trap density (Dit). 
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6.4.1.2	Genuine	inversion	
        Notable though in the CV response of the p-type structure is the plateau as the gate 
bias is increased to more positive voltages as shown in Fig. 6.3(c). This behaviour is 
consistent with a genuine minority carrier response in inversion as opposed to a defect-
dominated response [6.19]. The transition frequency, defined as the capacitance in 
inversion that is half way between the highest capacitance measured at low frequency and 
the lowest capacitance measured at high frequency, and for which the frequency scaled 
measured conductance (Gm/ω) at strong inversion is also a maximum shown in Fig. 6.3 
(e), provides a measure of the minority carrier response time (τR) [6.19]. For the p-type 
MOSCAP after FGA, Gm/ω shown in Fig 6.3 (f) is at maximum at transition frequency 
of 3kHz, from which τR is estimated as 0.25ms. This value is comparable with τR of ~1ms 
reported on MBE grown InGaAs (100), for which inversion was observed [6.20, 6.21] 
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Fig. 6.3. Multi-frequency (1kHz to 1MHz) room temperature C-V characteristics of 
Au/Pt/Al2O3/InGaAs (110) MOSCAPs: (a) p-type and (b) n-type before FGA, and (c) p-
type and (d) n-type after FGA. Scaled conductance characteristics (ܩ௠ ߱⁄ ) of p-type 
InGaAs (110) MOSCAPs after FGA as a function of gate voltage in (e) and frequency in 
(f), respectively.  
6.4.1.3	Cox	extraction	
Dit is an important figure of merit for the interface quality and so its determination is 
important in understanding the impact of various process steps on capacitor performance. 
Obtaining an accurate estimating of the oxide capacitance (Cox) is crucial as this has a 
direct bearing on the accuracy of the extracted Dit. Often Cox is deduced from the 
maximum accumulation capacitance, which is prone to error due to the effects of density 
of states (DOS) and charge quantization in the semiconductor [6.22].A smaller DOS in 
either the conduction band or valence band would reduce the density of states capacitance, 
known as the quantum capacitance. The effect of charge quantization is to move the 
charge centroid of the accumulation or inversion layer further into the semiconductor, 
away from the dielectric layer, and in the process decrease the centroid capacitance. For 
a lower DOS the charge centroid moves further away from the interface, resulting in a 
reduction in Cmax in accumulation [6.23]. An alternative is to calculate Cox based on the 
dielectric constant (κ) and physical thickness obtained from transmission electron 
microscopy (TEM). Fig. 6.4 shows the TEM of p-type and n-type of MOSCAPs after 
FGA with thicknesses of ~9nm and 8.4nm, respectively. In literature, the κ-value of Al2O3 
is reported to be between 7 and 9 [6.24]. However, this can also be erroneous given by 
the uncertainty of the κ-value resulting in an assumed value of the dielectric constant to 
be used in the Cox calculation. In addition, there could be an interfacial transition region 
between InGaAs (110) and the Al2O3, whose dielectric constant is unknown. Instead, here 
we derived the theoretical value of Cox for each sample by comparing the experimental 
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and modelled CV curves. This modelling was based on the work of Engel-Herbert et al. 
[6.25] and the obtained Cox values plotted as horizontal lines and 1 kHz modelling curves 
are illustrated in Fig. 6.5.  
 
Fig. 6.4. TEM of p-type and n-type InGaAs (110) MOSCAPs after FGA. 
6.4.1.4	Interface	trap	density	
To quantify the Dit profiles of the p- and n-type samples before and after FGA as a 
function of the surface potential (ψ), a temperature modified version of the combined 
high-low frequency C-V method, discussed in Section 5.4.1, is employed. In the method, 
the 100 Hz capacitance response at room temperature was used along with the 1 MHz 
capacitor response measured at -50oC. This method creates a more “ideal-like” C-V 
characteristic with less effect of interface defect response and therefore a more accurate 
estimation of the Dit distribution. The calculation of surface potential determined from 
the Berglund integral was split into two parts referred to the flatband voltage (VFB). One 
integration is from the flatband voltage into accumulation, and the other from flatband 
voltage to weak inversion. The flatband voltage used in this integral, and in the further 
analysis, was obtained from the flatband capacitance using the Cox derived from the 
technique discussed in the previous section. 
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Fig. 6.5. The fitting of experimental low frequency C-V characteristics (1kHz) of 
Au/Pt/Al2O3/InGaAs (110) MOSCAPs (110) MOSCAPs are modelled in (a) p-type and 
(b) n-type before FGA, and (c) p-type and (d) n-type after FGA. Horizontal dotted lines 
shown in the diagrams indicates the Cox values derived from a comparison between 
experimental and modelled C-V curves. 
In Fig, 6.6, the resulting Dit distribution of the p-type and n-type (110) samples before 
(and after) FGA at the midgap are estimated to be 2.7 × 1012 (1.8 × 1012) cm-2eV-1 and 
2.2 × 1012 (8.7 × 1011) cm-2eV-1, respectively. Furthermore, the U-shaped Dit profile of n-
type sample after FGA close to conduction band edge is reduced by almost an order of 
magnitude and obtained with the minimum Dit value of 3.1 × 1011 cm-2eV-1. According 
to the label, the U-shaped profile is from samples after FGA. This indicates the 
combination of sulphur pre-treatment and FGA is advantageous in passivating trap states 
in the upper half of the bandgap of (110) oriented In0.53Ga0.47As. In addition, this work is 
comparable to the previous reported Dit profiles of sulphur passivated In0.53Ga0.47As (100) 
and (111) oriented MOSCAPs. This shows the Dit profile in the upper half of the bandgap 
is comparable between different surface orientations of In0.53Ga0.47As [6.10]. A Dit profile 
values to midgap below 1 × 1012 cm-2eV-1 suggests that there is minimal impact of 
subthreshold swing and off-current on Tunnel-FETs [6.26].  
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Fig. 6.6. Extracted Dit profile of p-type and n-type In0.53Ga0.47As (110) MOSCAPs before 
and after FGA. 
6.4.1.5	Border	traps	
Besides the Dit distribution, border traps, known as the active interface defect that can 
electrically communicate with the substrate by charge trapping/de-trapping, is also 
important from the perspective of device stability [6.27]. To investigate the border traps 
response of the samples before and after FGA, C-V hysteresis measured at room 
temperature starting from inversion and sweeping towards accumulation was analysed 
[6.28]. Fig. 6.7 shows the bi-directional CV sweeps of the p-type and n-type In0.53Ga0.47As 
(110) MOSCAPs, obtained for the increasing maximum gate bias in accumulation (Vmax) 
before and after FGA. The bi-directional CV sweeps were performed at 1MHz to 
minimize the contribution of Dit to the C-V response as shown in Fig. 6.7 (a) [6.29]. The 
voltage hysteresis is taken to be the difference in flatband voltage observed from the 
upsweep to downsweep. A linear relationship between voltage hysteresis and Vmax is 
obtained as shown in Fig. 6.7 (b) and 6.7 (c). This suggests the trapped charge density 
increases as the Fermi-level is moved towards the band edges. Compared with the sample 
without FGA, the FGA treatment result in a reduction in the CV hysteresis of both p- and 
n-type samples. For the p-type sample, the reduction in hysteresis after FGA treatment 
becomes less pronounces with Vmax. This is in obvious contrast to the n-type sample for 
which the FGA treatment provides a larger (negative) significant reduction of CV 
hysteresis with larger (positive) Vmax. To quantity the level of charge trapping in the 
samples. Equation 6.1 is used to quantify the amount of charge trapping.  
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௧ܰ ൌ ஼೚ೣ	ൈ	∆௏௤ ,                                                  (6.1) 
where Nt is the trapped charge density (cm-2), ΔV is the CV hysteresis and q is the 
electronic charge. To enable to valid comparison, the same applied electric field across 
the oxide should be the same for all samples [6.28].  
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Fig. 6.7.  (a) Bi-directional CV sweeps measured at 1MHz for In0.53Ga0.47As (110) 
MOSCAPs before and after FGA, using the same starting gate bias in inversion and 
increasing maximum gate bias in accumulation (Vmax), with plots CV hysteresis as a 
function of Vmax of (b) p-type and (c) n-type MOSCAPs, respectively. 
This requires that the ΔV term in Equation 6.1 should be evaluated at the same value of 
│Vmax – Vfp,up│, where Vfp,up is the flatband voltage of the upward measurement sweep. 
Using this approach, the trapped charge density before (and after) FGA can be estimated 
to be 7.3 × 1011 (1.4 × 1012) cm-2 for p-type MOSCAP and 1.8 × 1012 (5.3 × 1011) with 
the │Vmax – Vfp,up│of 1.1V. It should be noted that CV hysteresis measured at 1MHz 
likely does not capture all border traps, as some border traps do exist within the oxide, 
with a spatial density that varies with depth into the oxide. Consequently, the trapped 
charge measured from CV hysteresis will determine the population of border traps whose 
time constants are comparable to, or longer than, that of the CV sweep. However, the 
approach described should remain useful as a technique to explore how the border traps 
with long time constants vary with FGA.  
All samples show CV hysteresis following a relationship with respect to power-law 
│Vmax – Vfp,up│as shown in the log-log plot of Fig. 6.8. The voltage acceleration factor 
(γ), marked in the plot, is given by the exponent of the power-law dependence and is 
found to improve for both p-type and n-type In0.53Ga0.47As MOSCAPs after FGA. It can 
be further seen as a projection of improved reliability at lower operation voltages [6.30]. 
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Fig. 6.8. CV hysteresis as a function of │Vmax – Vfp,up│is illustrated in log-log scale for 
p-type and n-type InGaAs (110) samples before and after FGA.  
6.4.2	Band	parameters	of	Al2O3/In0.53Ga0.47As	(110)	MOSCAPs	
Although reducing Dit can result in superior subthreshold swing of device, providing 
sufficient conduction and valence band offset which acts as the barrier between high-κ 
and substrate is a requirement to lower off-current while reducing the physical thickness 
of the dielectric layer in the gate stack. The conduction band offsets of Al2O3 and HfO2 
on InGaAs (100) have been analysed by using the method of Fowler-Nordheim tunneling 
(F-N) current extraction. However, there is little information in the literature on the band 
parameters at the interfaces of Al2O3/In0.53Ga0.47As (110) MOSCAPs. Work in this area 
is described in the following sections. 
6.4.2.1	Gate	Leakage	
In Fig. 6.9., the leakage characteristics of the capacitors are plotted as a function of gate 
bias. All samples have leakage current density (Jg) in the range of 1 × 10-7 A/cm2, orders 
of magnitude lower than the Jg requirement reported by International Technology 
Roadmap for Semiconductors. 
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Fig. 6.9. The gate leakage characteristics of sulphur passivated Al2O3/In0.53Ga0.47As 
(110) MOSCAPs before and after FGA. 
6.4.2.2	Energy	band	parameters	
The conduction band offset at the Al2O3/In0.53Ga0.47As (110) interface can be obtained by 
the measurement of F-N tunneling current using the slope of log scaled J/E2ox as a function 
of Eox where Eox is the oxide electric field, given in Equation (6.2)  
                         ܧ௢௫൫ ௚ܸ൯ ൌ ଵఌ೚ೣ ׬ ܥ൫ ௚ܸ൯ ݀
௏೒
௏೑್ ௚ܸ,                                            (6.2) 
where εox is the permittivity of the oxide and Eox is equal to zero by given Vg = VFB [6.31]. 
In addition, the F-N tunneling current can be described as Equation (6.3) 
   S ൌ ୢൣ୪୬൫௃ ாమ⁄ ൯൧ୢሺଵ ா⁄ ሻ ൌ
ସ√ଶ௠∗
ଷ௤԰ ሺΦሻଷ ଶ⁄ ,                                          (6.3) 
where ݉∗ is the electron effective mass of Al2O3 and Φ is the tunneling barrier height. In 
terms as the conduction band offset, the barrier height under that condition of the forward 
bias can be expressed as Φ+ = ΔEc, where ΔEc = χs - χ, where χ and χs are the electron 
affinity of Al2O3 and InGaAs layers, respectively [6.32]. Relatively, the barrier height can 
be written as Φ- equal to the difference of metal work function and electron affinity of 
Al2O3. The conduction band offset can be determined from Φ+ - Φ- adopting the electron 
affinity of In0.53Ga0.47As and the reported value of around1.6	ܸ݁for conduction band 
offset between Al2O3 and InGaAs (100) [6.33]. Consequently, the conduction band offset 
between Al2O3 and InGaAs (110) is estimated to be 1.81	ܸ݁   based on the diagrams 
shown in the Fig. 6.10.  
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Fig. 6.10. Plot of log scaled J/E2ox as a function of Eox for Al2O3/In0.53Ga0.47As (100) and 
(110) MOSCAPs. The gate leakage characteristics is shown in the inset.  
6.5	Chapter	summary	
An interface passivation technology with sulfur pre-treatment prior to ALD deposition 
has been demonstrated for the first time on both the p-type and n-type 
Al2O3/In0.53Ga0.47As (110) MOSCAPs. In addition, the study indicates the combination 
of surface pre-treatment and a post-metal FGA enables significant Fermi level movement 
through the bandgap of both MOSCAPs. Quantitively, the Dit values were obtained to be 
in the range of 0.87-1.8 × 1012 cm-2eV-1 around the midcap energy level. The lowest Dit 
value is estimated to be 3.1 × 1012 cm-2eV-1 close to the conduction band edge. These data 
are in agreement with previous reports of sulphur passivated In0.53Ga0.47As MOSCAPs on 
(100) and (111) orientation. This shows that the combination of sulphur passivation and 
FGA is effective to passivate the trap states in the upper half of the bandgap on 
Al2O3/In0.53Ga0.47As (110) MOSCAPs. Furthermore, the border trap density on n-type 
MOSCAPs is reduced after FGA from 1.8 × 1012 cm-2 to 5.3 × 1011 cm-2 , determined 
from CV hysteresis biasing at 1.1V beyond the flatband voltage. The result observed in 
p-type MOSCAPs is in contrast with increasing border trap density from 7.3 × 1011 cm-2 
to 1.4 × 1012 cm-2 under the similar bias condition before and after FGA. Consequently, 
the FGA is not as effective in passivating states close to the valence band. In addition, the 
conduction band offset of Al2O3/In0.53Ga0.47As (110) is extracted using the method of 
Fowler-Nordheim current at first time. A value of 1.81eV is estimated by this approach. 
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VII.	Enhanced	scalability	of	gate	
stack	on	less‐damaged	In0.53Ga0.47As	
(110)	epi‐layers		
7.1	Introduction	
As discussed in Chapter IV, the realisation of non-planar Tunnel-FETs on III-V materials 
requires a high performance gate stack on both the top and sidewalls of the fins and wires 
that have various crystallographic orientations. In Chapter VI, the FGA effect on 
improving the interface defect density of InGaAs (110) gate stack has been demonstrated. 
Continuously, there is desire in the practical situation to assess those MOSCAPs on 
various surface orientations that have been subjected to the etching processes. Therefore, 
the cluster tool based on ICP etch and ALD tools, introduced in Chapter III, offers the 
benefit of excluding native oxide formation on etched surfaces and performing a sequence 
of etch processes to form highly anisotropic structures and in-situ ALD deposition 
without wet chemical cleaning/passivation treatments. In this work, (100)- and (110)-
oriented InGaAs MOSCAPs which have been subjected to the optimized etching 
condition, a Cl2/CH4/H2 based ICP chemistry, are studied. In addition, the preparation of 
low Dit native III-V surfaces are accomplished by cyclic trimethylaluminum (TMA) 
precursor and plasma gas pre-treatment with N2 and H2 prior to high-κ gate dielectric 
layer deposition. Furthermore, accomplishing an ultimate scaled gate stack on both 
InGaAs (100) and (110) orientation is required for steep subthreshold swing and large 
drive current Tunnel-FETs [7.1], as discussed in Chapter IV. To achieve a scaled gate 
stack, the effectiveness of inserting a TiN capping layer, commonly used to scavenge 
oxygen between the dielectric layer and the semiconductor, into both InGaAs (100) and 
(110) MOSCAPs is also investigated. In the following sections, the effectiveness to 
mitigate etch damage with TMA/plasma H2 gas will be first discussed with reference to 
electrical and chemical analysis.  This is followed by an explanation of the difficulties of 
scaling the gate stack by only reducing the thickness of the dielectric layer. Finally, the 
electrical properties of a scaled MOSCAP on less damaged (100) and (110) orientated 
InGaAs are reported. 
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7.2	Damage	elimination	on	HfO2/In0.53Ga0.47As	MOSCAPs	
7.2.1	Function	of	plasma	gas	pre‐treatment	
The cyclic TMA/plasma gas pre-treatment prior to ALD deposition, for instance plasma 
H2 and N2, which enables low interface defect density around the mid-gap on InGaAs 
MOSCAP, has been demonstrated [7.2]. It has been reported that TMA/plasma H2 is more 
effective to improve surface quality of InGaAs MOSCAP compared to TMA/plasma N2. 
However, in addition to the influence of native oxide, the process of etching may cause 
surface damage, which causes performance degradation of MOSCAPs, due to insufficient 
cleaning/passivation after etching process even if sulphur passivation is employed [7.3]. 
Therefore, alternative in-situ cyclic precursor and plasma gas pre-treatments have been 
investigated for the effectiveness of damage mitigation from ICP dry etch in this work, 
based on cluster tool excluding the factor of native oxide formation.  
7.2.2	C‐V	characteristics	
The process flow of realising InGaAs (100) and (110) MOSCAPs subjected to the ICP 
etching has been introduced in section 5.2. Fig. 7.1 shows the C-V characteristics of in-
situ Au/Pt/HfO2 (25 cycles)/ etched (100)- and (110)-oriented n-In0.53Ga0.47As/InP 
MOSCAP with FGA (top and bottom row) subjected to either 10 cycles of TMA/plasma 
N2 or TMA/plasma H2 pre-treatments. measured at 295K. Qualitatively, according on the 
C-V curves, the control samples (before cyclic plasma/TMA treatments) show that the 
InGaAs (110) surfaces suffer larger etch damage than the InGaAs (100) surfaces. After 
cyclic plasma/TMA treatment, the in-situ etched (100) MOSCAP shown in the top row 
of Fig. 7.1 have a slight reduction in frequency dispersion and bumps around mid-gap. 
Both parameters were improved significantly in the (110) MOSCAP shown in the bottom 
row of Fig. 7.1 especially for plasma H2. According to the similar result in [7.4], plasma 
H2 is more effective in removing surface layers than plasma N2. It can be assumed that 
there are more As-O bonds at the interface between HfO2 and etched (110) surfaces when 
excluding the factor of native oxide left on etched interface. Therefore, plasma H2 is more 
effective in mitigating etch damage. Furthermore, the metrics of frequency dispersion in 
accumulation, stretch-out and hysteresis of all capacitors are captured in Fig. 7.2 that also 
reports the percentage variation of the metrics for capacitors, with plasma N2 and H2 pre-
treatment compared to the control samples. In relation to both control (100) and (110) 
samples, ~17% and ~49% increases in dC/dV with H2 pre-treatment and ~5% and ~18% 
with plasma N2 pre-treatment were observed, respectively. This also shows that plasma 
H2 is more effective to mitigate the etch damage on both oriented InGaAs layers. In 
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addition, the hysteresis was improved by both plasma gas pre-treatments on these etched 
surfaces. 
Fig. 7.1. Room temperature C-V frequency variation of in-situ Au/Pt/HfO2 (25 cycles)/ 
etched (100)- and (110)-oriented n-In0.53Ga0.47As/InP MOSCAP with FGA (top and 
bottom row) subjected to without and with 10 cycles of TMA/plasma N2 or 
TMA/plasma H2 pre-treatment. 
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Fig. 7.2. The metrics of frequency dispersion in accumulation, stretch-out and 
hysteresis of all capacitors. 
 
7.2.3	G‐V	characteristics	
Based on the conductance method [7.5], the interface trap density can be determined by 
the parallel conductance peak that is obtained by the equivalent circuit for a MOS 
capacitor in depletion without minority carrier response and given by [7.5]: 
ܩ௣ ൌ ఠ
మ஼೚ೣమீ೘
ீ೘మାఠమሺ஼೚ೣି஼೘ሻమ	,                                             (7.1) 
where ߱ is the angular frequency of ac signal. The time constant of interface trap	ሺ߬ሻ 
physically represents the average response time before the interface trap captures mobile 
carriers. The formula can be approximately considered as [7.6]: 
ீ೛
ఠ ൌ
ఠఛ
ଵାఠమఛమ	,                                                    (7.2) 
where the trap time constant is much shorter than the period of the excitation signal given 
by impedance analyser. That indicates there is no energy loss for interface traps that can 
rapidly change the occupation. In addition, there is also no energy loss for the longer 
period when the interface traps cannot follow the ac signals. The considerable energy loss 
only occurs between the above two cases when the angular frequency is comparable to 
the trap constant time. The trap response is just delayed behind the AC signal. As a result, 
the value of interface defect density can be estimated by: 
ܦ௜௧ ൌ ଶ.ହ஺௤ ቀ
ீ೛
ఠ ቁ௠௔௫,                                               (7.3) 
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where ܣ is the area of a MOS capacitor and ݍ	is the elementary charge. In Fig. 7.3, the 
map of parallel conductance as a function of gate bias and frequency measured at 14K for 
(110)-oriented n-In0.53Ga0.47As with and without in-situ H2 plasma pre-treatment is shown. 
According to the maximum value across the map, the conductance peak of sample with 
H2 plasma pre-treatment moves vertically with less frequency dependent shifts, which 
indicates the band bending is more efficient, compared to the sample without H2 plasma 
pre-treatment which indicates the Fermi-level is pinned around the band edge of 
conduction band. As discussed in Section 5.4, the Berglund integral has been introduced 
to extract the energy level of the interface traps in the band gap. However, there are some 
issues using this analysis for scaled InGaAs MOSCAPs as the Fermi level can move deep 
into conduction band due to low DOS that overestimates the semiconductor band bending 
without including the contribution of density of state capacitors. Therefore, the trap 
energy position is obtained by the trap time constant given by Shokley-Read-Hall 
statistics of capture and emission rate [7.7].   
τ ൌ ଵ௡ೞ௩೟೓ఙ,                                                       (7.4) 
where ݊௦ is the carrier concentration of semiconductor, ݒ௧௛ is the thermal velocity and ߪ 
is the capture cross-section. Furthermore, the ݊௦ for the interface traps inside the band-
gap can be approximately estimated by: 
݊௦ ൌ ஽ܰைௌ݁ିሺ୼ா ௞்⁄ ሻ,                                              (7.5) 
where ஽ܰைௌ is density of state for conduction or valence band. Δܧ represents the energy 
difference of trap and the band edge. ݇ and ܶ is the Boltzmann constant and absolute 
temperature. Using Equation 7.5 to substitute Equation 7.4, the trap time constant can be 
written as: 
τ ൌ ୣ୶୮	ሺ୼ா ௞்⁄ ሻேವೀೄ௩೟೓ఙ ,                                                   (7.6) 
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(a) 
 
(b) 
Fig. 7.3. Map of parallel conductance as a function of gate voltage and frequency for 
(110)-oriented n-In0.53Ga0.47As/InP MOSCAP (a) without and (b) with in-situ plasma 
H2 pre-treatment.     
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Based on Equation (7.6), it is obvious that the trap time constant exponentially decreases 
with temperature. Furthermore, using the condition of ωτ ൌ 1, the interface trap energy 
position can be characterized at the frequency related to the trap time constant. Therefore, 
the frequency as a function of energy differences between traps energy level to the band 
edge with specific parameters of	 ஽ܰைௌ, ݒ௧௛, ߪ from In0.53Ga0.47As under the condition of 
14K, 77K, 150K and 300K is estimated shown in Fig. 7.4 (a). According to the curves, 
the parallel conductance peak characterized at the condition of 14K can only detect the 
traps close to the band edge. For the sample of in-situ InGaAs (110) MOSCAPs with and 
without plasma H2 pre-treatment, the parallel conductance peak is only obvious at 14K. 
The parallel conductance peak at the condition of 14K is extracted in Fig. 7.4 (b). Based 
on the diagram of Fig. 7.4 (a) and (b), the interface trap density of in-situ InGaAs (110) 
MOSCAPs with and without plasma H2 pre-treatment is 6	ݔ	10ଵଵ	ܿ݉ିଶܸ݁ିଵ  and 
2.8	ݔ	10ଵଵ	ܿ݉ିଶܸ݁ିଵaround the conduction band, respectively, based on the curves of 
Fig. 7.4 (b) at the condition of -0.2V. As a result, it represents that plasma H2 pre-
treatment can reduce the traps caused by etching damage. 
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(b) 
Fig. 7.4. (a) the plot of trap response frequency as a function of trap energy level 
obtained by Equation 7.6 using the parameter of a capture cross section ߪ ൌ
1	ݔ	10ିଵ଺ܿ݉ିଶ, the values of average thermal velocity obtained and majority band of 
DOS obtained by equation of  ݒ௧௛ ൌ ඥ3݇࡮ܶ ݉∗⁄  [7.8] and , ܦௗ௢௦ ൌ
2ሺ2ߨ݉∗݇஻ܶ ݄ଶ⁄ ሻଶ ଷ⁄  [7.8] respectively and (b) the ܦ௜௧  value as a function of 
measurement frequency  
	
7.2.4	Interfacial	layers	
Based on the electrical analysis in the Section 7.2.3, the InGaAs (110) MOSCAPs 
subjected to an ICP etch are improved via TMA/plasma H2 pre-treatment prior ALD 
deposition. However, the capacitance equivalent thickness (CET) of these MOSCAPs is 
rather large (>2nm), based on the value of Cmax in the accumulation region, to provide 
high electrical field for the enhancement of Tunnel-FET performance [7.9]. According to 
Cox of ideal modelled C-V curve, the CET of both (100) and (110) with or without plasma 
gas pre-treatment is still be higher than 1.5nm, but for a high performance Tunnel-FET 
[7.1]. EOT should around 1nm. High resolution STEM is provided in Fig. 7.5 to inspect 
the interface region of these in-situ etched InGaAs (100) and (110) MOSCAPs including 
the sample with and without plasma pre-treatment in H2 gas.  
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(a) (b) (c) (d) 
Fig. 7.5. EELS map of Au/Pt/HfO2 (25 cycles)/etched (100)-oriented n-
In0.53Ga0.47As/InP MOSCAP with FGA (a) without and (b) with 10 cycles of 
TMA/plasma H2 pre-treatment and Au/Pt/HfO2 (25 cycles)/etched (110)-oriented n-
In0.53Ga0.47As/InP MOSCAP with FGA (c) without and (d) with 10 cycles of 
TMA/plasma H2 pre-treatment. 
 
The layer between HfO2 and InGaAs (100) and (110) which may result in the difficulties 
of EOT scaling on MOSCAPs is clearly shown by the STEM imaging. As shown in Fig 
7.5, the appearance of In and Ga migrating is observed based on the increase of As 
concentration in the substrate. Meanwhile, similar trend is obtained in the X-ray maps. 
Also, these indicate that the intermixed region has little Hafnium. Both intermixing layers 
on InGaAs (100) and (110) surfaces seem to be reduced after plasma pre-treatment. 
Therefore, it assumed that the interfacial layer may result from GaOx or AsOx between 
HfO2 and etched (100) and (110) surfaces. Next, XPS technique is utilized for further 
material analysis. 
7.2.5	Material	analysis	
The electrical results show a difference between capacitors processed on (100) and (110) 
InGaAs substrates that have been identically fabricated by plasma etching of the InGaAs 
surface and followed by in-situ ALD of HfO2. Based on TEM result, an interlayer is 
observed between HfO2 and InGaAs substrate, Hence, X-ray photoelectron spectroscopy 
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(XPS) is utilized to understand the source of the differences between the (100) and (110) 
oriented InGaAs MOSCAPs.  
Based on the experimental details and XPS result, the observations can be summarized 
as, 
 For all the samples that has been fabricated by plasma etching of InGaAs surface 
and followed by in-situ ALD of HfO2, there is sub-peak presenting on the higher 
binding energy side to the main As 3d peak, referring to As-O bond. Based on the 
fitting of two spin-orbit components, AsOx can refer to As 3d5/2 and As 3d3/2 in 
Fig. 7.6. These sub-peaks shift toward binding energy after FGA for both (100) 
and (110) InGaAs MOSCAPs without H2/TMA plasma pre-treatment, from 
~43.5eV to 43.4 eV for As-O As 3d5/2 component (Fig.7.6, Table 7.1). The biggest 
difference between the (100) and (110) oriented structures occurs around the As-
O bond peak.For (100) orientation, there is no significant change in the area of 
AsOx sub-peak after FGA. In contrast, the area of AsOx sub-peak for (110) 
orientation is significantly reduced after FGA and also appears to be smaller than 
(100) orientation with FGA. It can be deduced that HfO2/In0.53Ga0.47As (110) 
MOSCAP after FGA has the smaller and more stoichiometric AsOx interfacial 
layer (the centroid shifts to lower binding energy (BE); less defective) in 
comparison to all the other samples. 
 Some difference can be seen in the Ga 2p3/2 peak in Fig. 7.7. The regions of Ga 
2p3/2 are broadened for the FGA samples. This could indicate a small amount of 
Ga2O3 present in HfO2/InGaAs MOSCAPs after FGA. In addition, (110)-oriented 
InGaAs surface seems to be more prone to oxygen compared to (100)-oriented 
InGaAs surface based on the observation of the sub-peak to Ga 2p3/2 which refers 
to Ga-O bond is more pronounced for (110) orientation than for (100) shown in 
Fig.7.8 and Fig.7.9  and Table 7.2 and Table 7.3 
 For the sample of HfO2/InGaAs (100) MOSCAP after FGA, the intensity of In-O 
is slightly reduced in comparison to the sample without FGA. On the contrary, the 
InO intensities of HfO2/InGaAs (110) MOSCAP after FGA slightly increased. 
This may indicate some oxygen is bonded to In due to the significant decrease of 
As-O intensities. Furthermore, InOx at the interface is less affected by orientation 
than AsOx where more pronounced change has been observed for the sample of 
different InGaAs orientation after FGA. 
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Based on the material analysis above and aforementioned electrical characterisation, 
compared to the (100) oriented InGaAs surfaces, the etched InGaAs (110) surfaces are 
more influenced by AsOx bonding which appears to be the origin for the degradation of 
the C-V characteristics.  This is an interesting observation as both sets of samples were 
fabricated together using the cluster tool. Furthermore, it can be assumed that the AsOx 
intensities may drop after plasma TMA/H2 plasma pre-treatment. 
 
 
Fig. 7.6. XPS As 3d of HfO2/InGaAs (100) and (110) samples with and without FGA. 
 
 
Fig. 7.7. XPS Ga 2p of HfO2/InGaAs (100) and (110) samples with and without FGA.
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Fig. 7.8. Ga 2p comparison of InGaAs (100) and (110) blanket samples. 
 
 
Fig. 7.9. Deconvoluted XPS Ga 2p3/2 for: (a) InGaAs (100) and (b) InGaAs (110). 
 
 
Table 7.1. Sample name and description. 
 
Sample name Sample description 
HfO2/InGaAs  (100) HfO2/InGaAs (100) without FGA
HfO2/InGaAs  (100) F HfO2/InGaAs (100) with FGA
HfO2/InGaAs  (110) HfO2/InGaAs (110) without FGA
HfO2/InGaAs  (110) F HfO2/InGaAs (110) with FGA
InGaAs (100) blanket InGaAs (100)
InGaAs (110) blanket InGaAs (110)
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Table 7.2. As 3d comparison of blanket InGaAs (100) and (110) samples and 
HfO2/InGaAs (100) and (110) samples with and without FGA. 
 
 
Table 7.3. Ga 2p comparison of blanket InGaAs (100) and (110) samples. 
 
 
Table 7.4. Ratio of Ga oxide to the elemental Ga on blanket InGaAs (100) and (110) 
samples. 
 
7.3	Realisation	of	sub‐1nm	EOT	In0.53Ga0.47As	(100)	and	
(110)	MOSCAPs	
From the perspective of novel InGaAs Tunnel-FETs [7.10], a low interface density is 
mandatory for simultaneous exploitation of the steep subthreshold swing and drive 
current properties that these devices offer [7.11]. Previous sections showed scaled, high 
performance HfO2/In0.53Ga0.47As MOSCAPs by using in-situ plasma gas passivation prior 
to ALD of the gate dielectric. However, the enhancement of drive current on Tunnel-
FETs still requires an aggressively scaled gate stack. As discussed in Section 7.2.4, the 
formation of an interfacial layer, as observed by TEM, in a series of oxide capacitor 
decreases the total capacitance, and as a result, the EOT evaluated from 
HfO2/In0.53Ga0.47As (100) and (110) MOSCAPs are estimated to be 1.53nm and 1.6nm, 
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respectively based on the Cox of ideal C-V curves. To achieve a more scaled gate stack, 
an oxygen scavenging technique utilising an ALD deposited TiN layer as part of the gate 
stack is incorporated to minimize the interfacial layer to reduce the equivalent oxide 
thickness below 1 nm.  
7.3.1	EOT	scaling	with	TiN	capping	layer	insertion		
As introduced in Section 5.2, in the process flow of in-situ HfO2/In0.53Ga0.47As (100) and 
(110) MOSCAPs, the metal gate is prepared by ex-situ e-beam metallisation. For 
manufacturability perspective of ultimate scaled MOSCAP, the process of in-situ ALD 
of TiN layer insertion prior e-beam metallisation is shown in Fig. 7.10. 
Fig. 7.10. Process flow of in-situ InGaAs gate stack formation subjected to plasma gas 
pre-treatment on (100) and (110) orientation of etched InGaAs surfaces via in-situ TiN 
capping layer insertion.  
 
At first, the fabrication on InGaAs (100) orientation is investigated. In addition to the 
sample A, which had 25 cycles of HfO2 dielectric deposition subjected to TMA/plasma 
H2 pre-treatment, as introduced in section 5.2.1, samples B and C were included in the 
experiment. In the work reported here, ~10nm TiN is deposited at 350oC by ALD 
immediately following HfO2 deposition on sample B and C before ex-situ e-beam 
metallisation of Pt/Au contact, then followed by FGA in (H2:N2 = 5%:95%) at 350oC for 
5mins. Sample B and C respectively has 25 and 20 cycles of HfO2 prior to TiN deposition. 
Table 7.5 lists all the experimental details of scaled In0.53Ga0.47As (100) and (110) 
MOSCAPs subject to a ICP etching in a CH4/Cl2/H2 based chemistry.  
 
Table. 7.5. The experimental details of scaled In0.53Ga0.47As (100) & (110) MOSCAPs.
plasma gas treatment with FGA
InP
substrate
InP
substrate
InP
substrate
InP
substrate
InP
substrate
InGaAsInGaAsInGaAs InGaAs InGaAs
HfO2 HfO2 HfO2
Pt/Au
Damaged surface
TiN deposition
Au/Ge/Ni/Au
Etched
In0.53Ga0.47As
(100)-oriented MOSCAP (110)-oriented MOSCAP 
25 cycles 
HfO2 w/o TiN
Sample A
25 cycles 
HfO2 w/ TiN
Sample B Sample D
20 cycles 
HfO2 w/ TiN
Sample C
25 cy les HfO2
without TiN
25 cy les HfO2
with TiN
20 cy les HfO2
with TiN
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Fig. 7.11 shows the multi-frequency room temperature C-V characteristics of sample B 
in (a) and sample C in (b). Compared to the sample A, accumulation capacitance of 
sample B and C significantly increased by 64% and 92%, respectively. This result implies 
that oxygen scavenging is effective in reducing the interlayer in HfO2/In0.53Ga0.47As 
MOSCAPs. The positive shift of flatband voltage shown in Fig. 7.12 further supports the 
argument. The high frequency dispersion is observed in sample C results from high 
leakage current. 
  
(a) 
  
(b) 
Fig. 7.11. C-V characteristics of (a) 25 cycles and (b) 20 cycles of HfO2 dielectric 
deposition subjected to TMA/plasma H2 pre-treatment with ~10nm TiN capping layer 
insertion. 
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The result of the additional TiN capping layer in the gate stack of an etched In0.53Ga0.47As 
(110) MOSCAPs with 25 cycles of HfO2 dielectric deposition subjected to TMA/plasma 
H2 pre-treatment is shown in Fig 7.13. Accumulation capacitor also increased by 80%, 
compared to the control sample. 
 
Fig. 7.13.  C-V characteristics of TiN capping layer inserted In0.53Ga0.47As (110) 
MOSCAPs with 25 cycles of HfO2 dielectric deposition subjected to TMA/plasma H2 
pre-treatment. 
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Fig. 7.12. Metrics of hysteresis and flatband voltage verse CET. 
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7.3.2	Analysis	of	EOT	scalability	on	In0.53Ga0.47As	(100)	and	(110)	
MOSCAPs			
In Fig. 7.14, the gate leakage current obtained at the voltage of VFB+1V is plotted as the 
function of CET, which is extracted from accumulation capacitance of 1MHz C-V 
characteristics at room temperature. The insert of diagram shows the gate leakage of all 
samples, refer to Table 7.4. For comparison, the dotted line in Fig. 7.15 is for the HfO2/Si 
system; the data of Suzuki et al is also included [7.12].  
 
Fig.7.14. CET vs. leakage current.  
 
Based on the result in Fig. 7.14, CET scaling of low Dit HfO2/InGaAs (100) gate stack to 
1.09 nm has been demonstrated by the insertion of a TiN layer. In addition, the scaled 
InGaAs (110) gate stack from the CET of ~2.2nm to 1.2nm is realised with this technique. 
According to the Section 4.2, this work enables the path to realize superior Tunnel-FETs 
for low power application. 
7.4	Chapter	summary	
This chapter has discussed the use of a clustered ICP etch and ALD tool to assess the 
impact of in-situ plasma processing on (100) and (110) oriented In0.53Ga0.47As 
MOSCAPs which have been subjected to a Cl2/CH4/H2 based ICP etch chemistry. In 
addition, a comparison is made of the use of in-situ cyclic plasma N2/TMA and plasma 
H2/TMA processes after ICP etching and prior to ALD deposition of HfO2. Based on 
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the qualitative analysis from C-V characteristics and metrics of stretch-out, the sample 
that is subject to plasma H2/TMA pre-treatment performs better than plasma N2/TMA 
pre-treatment by 17% for In0.53Ga0.47As (100) orientation and by 48% for In0.53Ga0.47As 
(110) orientation. Furthermore, quantitative analysis of (110) oriented InGaAs 
MOSCAPs with and without H2/TMA has be conducted using the conductance method. 
After plasma H2/TMA pre-treatment, the interface defect density is improved around 
the conduction band edge from 6	ݔ	10ଵଵ	ܿ݉ିଶܸ݁ିଵ  to2.8	ݔ	10ଵଵ	ܿ݉ିଶܸ݁ିଵ , which 
implies plasma H2/TMA pre-treatment can reduce the etching damage after nanowire 
formation. One of the main reason for 25 cycles of HfO2 being not capable of scaling 
CET below 2nm results from an intermixing layer (AsOx interfacial layer) between 
HfO2 and In0.53Ga0.47As as shown by EELS and XPS analysis. To reduce CET to around 
1nm, the insertion of a TiN layer between Pt and HfO2 has been explored. Based on the 
electrical result of 20 cycles of HfO2 for In0.53Ga0.47As (100) orientation, the best CET 
in this work is around 1.09nm. In addition, for both In0.53Ga0.47As (100) and (110) 
orientation, the scaled gate stack can be achieved around 1.2nm for 25 cycles of HfO2 
with leakage current comparable to HfO2/Si system. In conclusion, CET scaling of the 
low Dit HfO2/In0.53Ga0.47As gate stack has been accomplished on (100) and (110) 
oriented In0.53Ga0.47As. 
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VIII.		Heterojunction	Tunnel‐FET						
As described in the previous chapter, the use of clustered plasma etch and ALD tools 
enables the realisation of a scaled, low interface state density gate stack. Based on the 
electrical result shown in Chapter VII, the surface damage mitigation on InGaAs (110) 
orientation, which dominates the channel of non-planar devices, has been realised by 
incorporating a plasma H2 pre-treatment. In this chapter, devices based on the InxGa1-xAs 
p-n, p-i-n heterostructures configurations shown in the Fig. 8.1, are investigated using the 
processes described in previous chapters. The chapter starts with a comparison of p-n and 
p-i-n Tunnel-FET that have been fabricated using 25 cycles of ALD HfO2 with plasma 
H2 pre-treatments.  This is followed by a discussion on the effect of gate oxide scaling of 
p-i-n Tunnel-FETs. Furthermore, the effectiveness of incorporating a doped n-pocket via 
a p-n-i-n Tunnel-FET structure is evaluated including orientation effect on both types of 
Tunnel-FET. The chapter concludes with a benchmarking of the devices against the 
current state of the art. 
8.1	Performance	of	p‐n	and	p‐i‐n	Tunnel‐FETs		
Fig. 8.1 illustrates the layer structure of the InxGa1-xAs p-n and p-i-n Tunnel-FET wafers. 
Apart from the difference of doping configuration, the wafer in Fig. 8.1 (b) utilizes InAs 
as a channel material instead of InGaAs with 70% In-content channel in the wafer of Fig. 
8.1 (a). 
  
(a) p-n (b) p-i-n 
Fig. 8.1. Layer structure of InxGa1-xAs (a) p-n and (b) p-i-n Tunnel-FETs. 
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DC electrical characteristics of double gate channel transistor of p-n and p-i-n Tunnel-
FETs are illustrated in Fig. 8.2.  
Fig. 8.2 (a) shows the transfer characteristics of both devices. Comparing to p-n Tunnel-
FET, p-i-n Tunnel-FET have better subthreshold swing, although the p-n Tunnel-FET 
have signature off-current under the drain bias of 50mV. The subthreshold swing as a 
function of drain current at drain bias of 50mV, 100mV, 300mV and 500mV for both 
devices is shown in Fig. 8.2 (b). This indicates that minimum SS and the drain current at 
minimum SS of p-i-n Tunnel-FET is superior to p-n Tunnel-FET. A minimum 
subthreshold swing of 120mV/dec was obtained at Vd = 50mV with drain current of 
0.02uA/um for the p-i-n device structure. A peak transconductance, around 6.1 uS/um at 
drain bias of 300mV, for p-i-n Tunnel-FET is shown in Fig. 8.2 (c). In addition, the 
threshold voltage of ~0.23V is extracted by extrapolation method in linear region. Based 
on the threshold voltage, the metrics of on-off ratio, which is defined as the ratio between 
the drain current at the gate bias of Vth + 2/3 Vd considered as on state voltage and Vth – 
1/3 Vd as off-state at the specific drain bias [8.1], can be obtained. The on-off ratio of p-
i-n Tunnel-FET is around 20 at drain bias of 300mV.  
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(b) 
                
(c) 
Fig. 8.2. Measured (a) transfer characteristics, (b) subthreshold swing as a function of 
drain current of p-n and p-i-n Tunnel-FET and (c) transconductance characteristics of 
p-i-n Tunnel-FET. The device figures of merit are as follows: SSmin = 120mV/dec at 
drain bias of 50mV for p-i-n Tunnel-FET. The threshold voltage of 0.23V is extracted 
by linear extrapolation of the transfer characteristics at the drain bias of 300mV.  On-
off ratio: 1 order at the drain bias of 300mV  (Ioff at Vth – 1/3 Vd and Ion at Vth + 2/3 Vd 
[8.1]) 
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The output characteristics of p-n and p-i-n devices are shown in Fig. 8.3 (a) and (b). The 
characteristic feature of a Tunnel-FET is the appearance of negative differential resistance 
(NDR). As Fig. 8.3 shows, the NDR characteristics of p-i-n Tunnel-FET is stronger than 
p-n Tunnel-FET. In addition, similar trend to transfer characteristics is observed that the 
drain current of p-i-n Tunnel-FET is larger than p-n Tunnel-FET under the same condition 
of gate bias. The maximum of drain current for p-i-n Tunnel-FET is around 5µA/µm 
obtained at the drain bias of 500mV and the gate bias of 900mV shown in Fig. 8.3 (b) 
According to the plot at gate bias of 900mV and drain bias of 500mV, the on resistance 
(Ron) of p-n and p-i-n Tunnel-FET are 2100k and 90kΩ/µm, respectively. 
 
(a) (b) 
Fig. 8.3. Output characteristics of (a) p-n Tunnel-FET and (b) p-i-n Tunnel-FET with 
Ron value of 2100 and 90kΩ/µm, The Id,max for p-i-n Tunnel-FET is around 5µA/µm 
obtained at the drain bias of 500mV and the gate bias of 900mV. 
 
8.2	Optimisation	of	heterojunction	Tunnel‐FETs		
To optimise the p-i-n Tunnel-FET, there are three aspects being considered in this work 
including scaling gate dielectric layer, designing new layer structure of heterostructure 
Tunnel-FET and utilizing the double gate configuration to increase electrostatic control 
of Tunnel-FET. 
As discussed in Chapter VII, CET of gate stack around 1nm on 20 cycles of 
HfO2/In0.53Ga0.47As gate stack has been demonstrated. Fig. 8.4 (a) shows the transfer 
characteristics of p-i-n Tunnel-FET with 25 (solid lines) and 20 (dotted lines) cycles gate 
stacks, respectively. It is obvious that there is no significant benefit on the SS of device 
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after scaling gate stacks from 25 cycles to 20 cycles of HfO2 dielectric layer. The 
minimum SS based on the plot of subthreshold swing as a function of drain current in Fig. 
8.4 (b) is obtained by ~285mV/dec (Vd=100mV). This mainly results from the increasing 
the floor of off leakage current. 
 
 
(a) 
 
(b) 
Fig. 8.4. (a) transfer characteristics and (b) the SS as a function of drain current for p-
i-n Tunnel-FETs with 20 and 25 cycles of HfO2/In0.53Ga0.47As gate stack, respectively.
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Furthermore, as introduced in Chapter IV, adding a n-pocket layer between p-doped and 
intrinsic layer can effectively increase on-current. Therefore, a further layer structure with 
a p-n-i-n heterojunction for the optimisation of p-i-n Tunnel-FET shown in Fig, 8.5, was 
grown,  The p-n-i-n structure is different from p-i-n in that the both intrinsic layer of InAs 
and In0.7Ga0.3As are heavily doped by n dopant. 
 
 
Fig. 8.5. Layer structure of p-n-i-n heterojunction. 
 
The electrical characterisation of transconductance, transfer characteristics and output 
characteristics for p-n-i-n Tunnel-FET with 20 cycles of HfO2/In0.53Ga0.47As gate stack is 
shown in Fig. 8.6 (a), (b) and (c), respectively. From Fig. 8.6 (a), the threshold voltage of 
p-n-i-n at the condition of Vds = 300mV is 310mV. Comparing to the p-i-n Tunnel-FET 
with the same condition of gate stack shown in Fig. 8.4 (a), the off-current defined as the 
current with the bias of Vth – 1/3 Vd drops from 4x10-1 ߤܣ/ߤ݉, as shown in Fig. 8.4 (a), 
to 2x10-1 ߤܣ/ߤ݉ as shown in Fig. 8.5 (b). In addition, the on-current for p-n-i-n Tunnel-
FETs, which is given at the bias of Vth + 2/3 Vd, also increases 1.4 times. Therefore, total 
the Ion/Ioff of p-i-n and p-n-i-n Tunnel-FETs is 8.8 and 25, respectively, which means the 
switch for p-n-i-n Tunnel-FET is more efficient than p-i-n Tunnel-FET. However, the 
transconductance of p-n-i-n Tunnel-FET decreases to 2.1 ߤܵ/ߤ݉.   
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(a) (b) 
 
(c) 
Fig. 8.6. Plot of (a) transfer and transconductance characteristics at condition of Vds = 
300mV, (b) transfer characteristics at condition of Vds = 50mV, 100mV, 300mV and 
500mV and (c) output characteristics of p-n-i-n Tunnel-FET. 
 
In 8.6 (c), the output characteristics of p-n-i-n Tunnel-FET which is similar to p-i-n 
Tunnel-FET also shows the NDR characteristics at the forward bias region. The SS as a 
function of drain current is represented in Fig. 8.7 for the comparison of p-i-n and p-n-i-
n Tunnel-FETs based on the diagram of Fig, 8.6 (b). The minimum SS is obtained by 
152mV/dec at the drain current of 1.8x10-2 ߤܣ/ߤ݉. Therefore, based on the observation 
of electrical characteristics in this work, that n-doped pocket significantly improves SS 
by 46% but transconducance at the condition of Vds = 300mV decreases 31%. 
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Fig. 8.7. Plot of SS as a function of drain current for the comparison of p-i-n and p-n-
i-n Tunnel-FETs. 
 
As discussed in section 8.1 and 8.2, all the configurations of p-n, p-i-n and p-n-i-n Tunnel- 
FET are double gate transistors, introduced in Section 5.3.1.2. To further understand the 
effectiveness of improving device characteristics with double gate configurations, single 
gate devices were also fabricated and examined. Fig. 8.8 (a) and (b) show the transfer 
characteristics and output characteristics for the comparison of single gate and double 
gate p-n-i-n Tunnel-FETs. The transfer characteristics in Fig. 8.8 (a) clearly indicates the 
SS of double gate device can provide superior performance of SS for both conditions of 
Vds = 50mV and 300mV. In addition, the drain current of output characteristics shown in 
Fig. 8.8 (b) shows the drain current for double p-n-i-n Tunnel-FET at the condition of Vgs 
= 900mV and Vds = 500mV is 4.5 times larger than single gate p-n-i-n Tunnel-FET. 
Therefore, it implies that double gate configuration can effectively switch device and 
offer larger drive current.  
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(a) 
 
(b) 
Fig. 8.8. (a) transfer characteristics and (b) output characteristics of single gate and 
double gate p-n-i-n Tunnel-FETs. 
  
According to these three aspects of optimising Tunnel-FETs in this work, there is a 
significant improvement in SS and on-current as a result of scaling the equivalent oxide 
thickness of the gate stack. Utilizing the p-n-i-n configuration enables the enhancement 
of SS but sacrifices the on current and transconductance. It seems that the function of n-
pocket would be reduce the leakage floor of devices but the device still requires an 
intrinsic InAs as the channel of Tunnel-FETs. Double gate structure can provide the 
improvement of SS and on current at the same time. All these three aspects above provide 
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useful insight toward the realisation of a high performance and low power Tunnel-FET. 
The p-n-i-n Tunnel-FET with nanowire structure is considered as one of the most 
promising candidate for low power device applications. Fig. 8.9 shows the benchmark of 
Ion as a function of Ioff among the published vertical nanowire Tunnel-FETs based on III-
V materials [8.2-9]. The non-planar p-i-n and p-n-i-n Tunnel-FETs in this work are also 
included in Fig. 8.9. Compared to other works, the devices of this work demonstrates 
compatible values of on current. Also, the p-n-i-n structure shows potential on reduced 
for reducing off current.  
 
Fig. 8.9. Ion vs. Ioff at VDD = 0.3V among the published vertical nanowire Tunnel-FETs 
based on III-V materials [8.2-9]. Some points are with other VDS values due to data 
availability. 
 
Fig. 8.10 show the output characteristics of the p-n-i-n vertical nanowire Tunnel-FET in 
this work. Although the device was unable to perform the switch off characteristics due 
to fabrication process deviation, it demonstrated high on current, which can potentially 
be a high efficiency Tunnel-FET.  
 
10-8 10-7 10-6 10-5 10-4 10-3 10-2 10-1 100 101
10-5
10-4
10-3
10-2
10-1
100
101
102
Vds = 1V
Vds = 0.5V
Vds = 0.5V
I on
 (
A
/m
)
Ioff (A/m)
 MIT 2017 [8.2]
 MIT 2013 [8.3]
 Lund 2016 [8.4]
 Lund 2013 [8.5]
 Hokkaido 2011 [8.6]
 Hokkaido 2013 [8.7]
 Hokkaido 2016 [8.8]
 IBM 2012 [8.9]
 This work [p-i-n]
 This work [p-n-i-n]
Vdd = 0.3V
Vds = 0.25V
143 
 
Fig. 8.10. Output characteristics of fin/wires based p-n-i-n Tunnel-FET. 
 
8.3	Chapter	summary	
According to the aforementioned well-developed In0.53Ga0.47As MOSCAPs with low Dit 
and CET, planar and non-planar Tunnel-FETs have been realised on p-n, p-i-n and p-n-i-
n layer III-V heterostructures. Tunnel-FET operation has been confirmed by the 
observation of negative differential resistance in the experimental current/voltage 
characteristics. Comparing with p-n Tunnel-FET, the p-i-n Tunnel-FET provides better 
electrical characteristics in terms of SS with a minimum value of 120 mV/dec at the bias 
condition of VDS = 0.05V. The transconducance peak of p-i-n Tunnel-FET at the 
condition of VDS = 0.3V is around 6 ߤܵ/ߤ݉ . Although the p-n-i-n Tunnel-FET 
demonstrates comparable on-current to the p-i-n Tunnel-FET by 1.1 ߤܣ/ߤ݉ at the bias 
condition of VDS = 0.3V, the subthreshold swing improves in 46% due to the lower 
leakage floor by the n-pocket layer. Importantly, the non-planar Tunnel-FET 
configuration with a double gate structure can both improve SS from 228mV/dec to 
152mV/dec the condition of VDS = 500mV and on-current to 1.3	ߤܣ/ߤ݉ at the condition 
of VDS = 500mV and VGS = 900mV. Benchmarking of Ion and Ioff for this work and 
recently published results based on III-V materials indicate the devices of this project are 
comparable of the state-of-the-art in terms of on and off current. Overall, the devices 
demonstrated provided important insight into routes for further optimisation in future. 
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IX.	Conclusion	and	Future	work						
In this thesis, the role of a high quality scaled gate stack and appropriate heterostructures 
have been explored to realise low supply voltage Tunnel-FET devices. The motivation to 
realise a high device current and low subthreshold swing transistor is initially brought to 
light through the inspection of the theory of operation of such a Tunneling-based three 
terminal transistors to overcome the limitation of a basic MOSFET operation in theory 
on subthreshold swing. Then, the necessary parameters to optimise this kind of device is 
highlighted to ensure the maximum performance such as low interface defect density of 
III-V MOSCAPs on a variety of orientations, ultimate EOT scaling of III-V gate stacks 
and the suitable layer structure for heterojunction. 
In this thesis, the main findings and accomplishments towards the objective is 
summarised below,  
 The impact of FGA on the electrical characteristics of sulphur passivated p-and 
n-type Al2O3/In0.53Ga0.47As (110)-oriented MOSCAPs has been investigated.  A 
midgap Dit value in the range of 0.87 – 1.8 x 1012 cm-2eV-1 is observed form the 
samples after FGA and a Dit value of 3.1 x 1011 cm-2eV-1 is obtained close to the 
conduction band edge. These data indicate the combination of sulphur pre-
treatment and FGA enables effectively passivating trap state in the upper half of 
the bandgap of (110)-oriented In0.53Ga0.47As. Meanwhile, the further result in 
reduction of border trap density on n-type In0.53Ga0.47As (110)-oriented MOSCAP 
after FGA from 1.8 x 1012 cm-2 to 5.3 x 1011 cm-2 is observed.  
 Cluster tool based ICP etching of (100) and (110) oriented In0.53Ga0.47As 
MOSCAPs followed by in-situ ALD of HfO2 including nitrogen and hydrogen 
plasma passivation is demonstrated in this work as a route to the realisation of a 
gate stack on the sidewall excluding any impact of native oxide for non-planar III-
V Tunnel-FETs. Based on the C-V characteristics, TMA/H2 gas pre-treatments 
significantly improve In0.53Ga0.47As (110)-oriented MOSCAP, which have been 
subjected to a nanowire etch chemistry. The assumption of more As-O bonds at 
the interface between HfO2 and (110)-oriented In0.53Ga0.47As was observed by 
XPS analysis. Using the conductance method, the Dit value of in-situ 
In0.53Ga0.47As (110)-oriented MOSCAP after plasma H2 pre-treatment is 
improved from 6 x 1011 cm-2eV-1 to 2.8 x 1011 cm-2eV-1 around the conduction 
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band edge, which is comparable to the result of the combination of sulphur pre-
treatment and FGA. This shows a viable route to an “all plasma” based route for 
etch damage mitigation has been found for InGaAs. 
 Lack of EOT scalability was observed when using 25cycles of HfO2 as a gate 
dielectric on InGaAs. XPS data suggests this is due to the formation of an As-O 
interfacial layer. Therefore, an oxygen scavenge technique [9.1] on both 
In0.53Ga0.47As (100) and (110) orientation has been demonstrated in this work via 
inserting a TiN capping layer between Pt and HfO2 to unable scaling of the EOT 
of these HfO2/In0.53Ga0.47As gate stacks. The CET is effectively reduced on both 
In0.53Ga0.47As (100) and (110)-oriented MOSCAPs at the same condition of 25 
cycles of HfO2 dielectric layer with Pt as a gate metal. In addition, CET scaling 
of the In0.53Ga0.47As gate stack to 1.09nm on (100) orientation has been achieved. 
 According to the aforementioned well-developed In0.53Ga0.47As MOSCAPs with 
low Dit and CET, planar and non-planar Tunnel-FETs have been demonstrated. 
Based on three aspects on realising high performance Tunnel-FETs on the gate 
stack, layer structure and device configuration, this work firstly evaluate the 
device performance on p-n and p-i-n heterojunctions of InGaAs based material. 
Based on the output characteristics, p-i-n Tunnel-FET shows more obvious NDR 
characteristics than p-n Tunnel-FET at the forward bias region of Tunneling diode. 
Comparing with p-n Tunnel-FET, p-i-n Tunnel-FET can provide better electrical 
characteristics including a minimum subthreshold swing of 120 mV/dec at the 
bias condition of VDS = 0.05V. The transconducance peak of p-i-n Tunnel-FET at 
the condition of VDS = 0.3V is around 6 ߤܵ/ߤ݉. Further scaling the gate stack on 
Tunnel-FETs demonstrated no significant improvement in either SS or on current 
measured at a bias on ௧ܸ௛ ൅ 2 3⁄ ஽ܸ . Moreover, an inserted n-pocket of p-i-n 
Tunnel-FET as p-n-i-n Tunnel-FET was studied. Although the p-n-i-n Tunnel-
FET provides only comparable on-current to the p-i-n Tunnel-FET, the 
subthreshold swing improves by 46% due to the lower leakage floor inhibited by 
n-pocket layer. Most importantly, a non-planar configuration with a double gate 
structure was shown to improve both SS and on-current by 152mV/dec and 1.3 
ߤܣ/ߤ݉, respectively. Benchmarking of Ion and Ioff with recently published results 
based on III-V materials indicate the device performance of this work comparable 
with state-of-the-art. This work, therefore, provides very useful insight to the 
optimisation of a high performance and power efficient device. These aspects and 
the result of benchmarking indicates that non-planar p-n-i-n Tunnel-FET 
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especially for pillar based nanowire structure seems a promising candidate for low 
power CMOS. The nanowire based p-n-i-n Tunnel-FET results in poor 
performance due to process issues shown in Appendix B. 
Future work includes, 
 For the perspective of process integration, further improving the process of 
nanowire device fabrication to avoid device failure especially leakages between 
G/D/S is required. Adding a spacer between gate and drain to reduce series 
resistance is also necessary. As lateral etching based on the atomic layer etching 
to further scale nanowire being demonstrated, it is potential to realise sub-10nm 
vertical nanowire Tunnel-FET for device integration. 
 According to gate stack optimisation, double dielectric layer structure such as 
ZrO2/HfO2 may effectively solve the gate leakage issue while the dielectric layer 
of HfO2 continues decreasing. 
 Based on the layer structure, new heterojunction of p-n-i-n Tunnel-FET should be 
considered as the structure with the reduced thickness of the current InAs layer 
with adding an additional InAs n-pocket layer or the structure of GaSb/InAs with 
broken bandgap material for the improvement of subthreshold swing, on-current 
and off-current. 
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Appendix	A: 
A.1 Baseline planar InGaAs Tunnel-FET (EBL) 
1. Marker 
Clean Substrate – 5min ultrasonic Acetone, 5min ultrasonic IPA, water rinse and N2 blow 
dry. 
Metallisation – 30s 4:1 H2O: HCl de-oxidise, H2O rinse, Ar etch 30s, 15nm Mo/5nm Ti 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – Ti15nm/Pt30nm/Ti15nm/Pt30nm/ Ti15nm/Pt30nm. 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
2. Source 
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – Ti10nm/Pt30nm 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
Dry etch – STS-ICP etching: 15 sccm/ 25sccm SF6/C4F8. Platen power 2W, coil power 
600W, 5mTorr, 20% over-etch time 
3. Sidewall MOS Channel 
Deposition – ICP dep: 20nm SiNx  
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 1:3 HSQ: MIBK, 3krpm, 60s. 
Bake – 90°C hotplate, 2min 
Exposure – VB6 e-beam lithography. Dose 5000 ߤܥ/ܿ݉ଶ, 1nA beam, VRU2.  
Develop – 30s TMAH: H2O (1:3) at 23°C, 60s water rinse, 15s IPA rinse and N2 blow 
dry. 
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Dry etch – T-gate etching: 25 sccm/ 50sccm SF6/N2, power 20W, 15mTorr, 20% over-
etch time 
Dry etch – Cobra etching: 6 sccm/ 10sccm/ 15sccm CH4/Cl2/ H2, Platen power 25W, coil 
power 750W, 8mTorr, 20% over-etch time 
Pre-treatment – ALD: 10 cycles of H2/TMA pulse 
In-situ deposition – ALD: 20 cycles of plasma HfO2 at 300°C and 130 cycles of plasma 
TiN at 350°C 
4. Gates  
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – Pd40nm; tilt Pd80nm/Au60nm 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
Dry etch – T-gate etching: 25 sccm/ 25sccm SF6/N2, power 100W, 15mTorr, 20% over-
etch time 
Dry etch – T-gate etching: 25sccm SiCl4, power 100W, 8mTorr, 20% over-etch time  
 
5. Ohmic contact  
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – 30s 4:1 H2O: HCl de-oxidise, H2O rinse, Ar etch 30s, 8nm Ni/15nm Ti/15nm 
Pd/100nm Au 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
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A.2 Baseline non-planar InGaAs Tunnel-FET (EBL) 
1. Marker 
Clean Substrate – 5min ultrasonic Acetone, 5min ultrasonic IPA, water rinse and N2 blow 
dry. 
Metallisation – 30s 4:1 H2O: HCl de-oxidise, H2O rinse, Ar etch 30s, 15nm Mo/5nm Ti 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – Ti15nm/Pt30nm/Ti15nm/Pt30nm/ Ti15nm/Pt30nm. 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
2. Bondpad 
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – Ti10nm/Pt30nm 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
3. Non-planar MOS Channel 
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 1:3 HSQ: MIBK, 3krpm, 60s. 
Bake – 90°C hotplate, 2min 
Exposure – VB6 e-beam lithography. Dose 3700 ߤܥ/ܿ݉ଶ, 1nA beam, VRU2.  
Develop – 30s TMAH: H2O (1:3) at 23°C, 60s water rinse, 15s IPA rinse and N2 blow 
dry. 
Dry etch – STS-ICP etching: 15 sccm/ 25sccm SF6/C4F8. Platen power 2W, coil power 
600W, 5mTorr, 20% over-etch time 
Dry etch – Cobra etching: 6 sccm/ 10sccm/ 15sccm CH4/Cl2/ H2, Platen power 25W, coil 
power 750W, 8mTorr, 20% over-etch time 
Pre-treatment – ALD: 10 cycles of H2/TMA pulse 
In-situ deposition – ALD: 20 cycles of plasma HfO2 at 300°C and 130 cycles of plasma 
TiN at 350°C 
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4. Gate Pad  
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise –Pd80nm/Au60nm  
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
5. Bottom spacer 
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 1:3 HSQ: MIBK, 3krpm, 60s. 
Bake – 90°C hotplate, 2min 
Exposure – VB6 e-beam lithography. Dose 3000 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 30s TMAH: H2O (1:3) at 23°C, 60s water rinse, 15s IPA rinse and N2 blow 
dry. 
Dry etch – T-gate etching: 25 sccm/ 25sccm SF6/N2, power 100W, 15mTorr, 20% over-
etch time 
Dry etch – T-gate etching: 25sccm SiCl4, power 100W, 8mTorr, 20% over-etch time 
Dry etch – ICP180 etching: 6 sccm/ 10sccm/ 15sccm CH4/Cl2/ H2, Platen power 25W, 
coil power 750W, 8mTorr, 15s. 
6. Ohmic contact  
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise – 30s 4:1 H2O: HCl de-oxidise, H2O rinse, Ar etch 30s, 8nm Ni/15nm Ti/15nm 
Pd/100nm Au 
Lift-off – 2hrs 50°C acetone, 5mins IPA and N2 blow dry. 
7. Top spacer 
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 1:3 HSQ: MIBK, 3krpm, 60s. 
Bake – 90°C hotplate, 2min 
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Exposure – VB6 e-beam lithography. Dose 1000 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 30s TMAH: H2O (1:3) at 23°C, 60s water rinse, 15s IPA rinse and N2 blow 
dry. 
Dry etch – ICP etching: 6 sccm/ 10sccm/ 15sccm CH4/Cl2/ H2, Platen power 25W, coil 
power 750W, 8mTorr, 30s. 
8. Source 
Clean Substrate – 5min Acetone, 5min IPA, DI water rinse and N2 blow dry. 
Spin Resist – 8% 2010 PMMA., 4krpm, 60s 
Bake – 137°C hotplate, 2mins 
Spin Resist – 8% 2042 PMMA., 5krpm, 60s 
Bake – 137°C hotplate, 2mins 
Exposure – VB6 e-beam lithography. Dose 475 ߤܥ/ܿ݉ଶ, 16nA beam, VRU13.  
Develop – 45s IPA: MIBK (2.5:1) at 23°C, 20s IPA rinse and N2 blow dry. 
Metallise –Ar etch 30s, 15nm Mo/15nm Ti 
 
 
